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Abstract
In this dissertation, two effective linearization schemes for radio-frequency receivers are intro-
duced. The first of these comprises a mixed-signal feedforward path which regenerates third-order
intermodulation (IM3) products at radio frequencies, downconverts these products, digitizes them,
and then uses them to cancel corruptive IM3 products in the digital baseband portion of a nominally
linear receiver path. The combined implemented receiver represents a SAW-less direct-conversion
receiver for UMTS FDD Region 1 that achieves an uncorrected out-of-band IIP3 of -7.1dBm under
worst-case blocking specifications. Under IM3 equalization, the receiver achieves an effective IIP3 of
+5.3dBm and meets the UMTS BER sensitivity requirements with 3.7dB of margin. To enable this
mixed-signal feedforward path, a multistage cubic term generator is introduced which uses cascaded
nonlinear operations to generate reference IM3 products. The multistage nature of this circuit is
considered in the context of the aforementioned linearization scheme and is shown to provide suffi-
cient dynamic range for nearly complete IM3 cancellation while dissipating far less power than the
original receiver front end. In particular, the effect of the group delay between stages is analyzed
and shown to permit large IM3 cancellation ratios for interstage group delays less than 1ns.
Expanding upon the first effective linearization approach led to the development of a large
signal handling receiver with an out-of-band 1-dB desensitization point of +12.5dBm. Enabling
this large signal handling capability is a passive mixer downconverter preceded by a novel wide-
swing LNTA. With a stacked push-pull class-AB common-gate architecture, the LNTA reduces the
magnitude of input-referred distortion by up to 40dB beyond that predicted by an initial slope-of-
3 characteristic while at the same time minimally impacting the effective small-signal gain of the
receiver. To compensate for intermodulation distortion terms of order greater than 3, IM3 and IM2
products are processed down to digital baseband where they are successively multiplied to generate
approximations to higher-order terms. In the case of a +12.4dBm QPSK-modulated signal and a
-16.3dBm CW blocker, cancellation improves receiver input-referred error by over 24dB, resulting
in an extrapolated IIP3 of +43.5dBm.
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1Chapter 1
Background Material and
Introduction1
1.1 Problem Definition
1.1.1 Radio-Frequency (RF) Systems
Radio-frequency (RF) communication systems exchange information wirelessly via the prop-
agation of electromagnetic waves. As depicted in Fig. 1.1, data is sent by an RF transmitter
circuit, which multiplies an information-bearing complex baseband signal a(t) = aI(t) + aQ(t) with
a high-frequency complex exponential c(t) = ej2pif0t = cos (2pif0t) + j sin (2pif0t) and then applies
the resultant high-frequency narrowband signal to an electromagnetic radiating structure such as an
antenna. The radiated signal then travels in free space as an electromagnetic wave. The purpose
of an RF receiver circuit in such a system is to convert this electromagnetic signal incident on a
receiver antenna back into its complex baseband representation so that relevant information can be
extracted from a(t).
It is important to note that the direct application of c(t) to a(t) is denoted direct-conversion
RF. While the majority of contemporary commercial RF transmitters and receivers employ direct-
conversion architectures, including all of those to be discussed in this dissertation, for many decades
the predominant radio architecture was known as a superheterodyne system, depicted in Fig. 1.2,
which relied on the application of multiple frequency shifts interspersed with filters. The reasons for
the previous dominance of the superheterodyne architecture and the recent shift to direct-conversion
topologies have a direct bearing on the topic of this dissertation and will be discussed more fully
below.
1Portions of this material have been previously published in [1] and [2].
Some materials published in IEEE publications and copyright is owned by IEEE.
Some materials published in John Wiley & Sons, Inc. publications and copyright is owned by
John Wiley & Sons, Inc.
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Figure 1.1: Depiction of a typical radio-frequency data link.
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Figure 1.2: Depiction of a typical superheterodyne radio-frequency data link.
1.1.2 Error in RF Systems
The reliability of an RF communication link is often best described by its bit error rate (BER)
[3, pg. 23], which is most often specified explicitly under particular conditions by a standards-
3Standard Input Signal Condition Required Error Rate Reference
GSM -102dBm reference input/no undesired signals BER < 10−4 [4]
GSM -99dBm reference input/large undesired signals BER < 10−3 [4]
cdma2000 -104dBm reference input/no undesired signals FER < 0.005 [5]
cdma2000 -101dBm reference input/large undesired signals FER < 0.01 [5]
UMTS -117dBm data input/-106.7dBm total ref. input /no undes. signals BER < 10−3 [6]
UMTS -114dBm data input/-103.7dBm total ref. input /large undes. signals BER < 10−3 [6]
Table 1.1: Examples of data error rate specifications for notable communications standards.
Standard Modulation Scheme Key Relationship Reference
GSM GMSK BER = 10−4 for SER = 10dB [7, pg. 719]
GSM GMSK BER = 10−3 for SER = 8dB [7, pg. 719]
cdma2000 QPSK FER = 0.01 for SER = 3.6dB [8]
UMTS QPSK BER = 10−3 for despread SER = 1dB [9]
UMTS QPSK BER = 10−3 for spread (SF=128) SER = -20dB [9]
Table 1.2: Examples of significant relationships between data error rate specifications and signal-to-
error ratio
setting committee. Some notable examples of BER specifications from modern communications
standards are summarized in Table 1.1. For the cdma2000 standard, the performance of the radio
link is specified by the frame error rate (FER), where a frame is a collection of bits involved in
both data communication and communication link control. For each of these conditions, the signal-
to-error ratio (SER), depicted in Fig. 1.3, of the received baseband communication signal a(t)
must be above a particular level in order to achieve a particular bit error rate. That is, for some
constant K, the relationship in (1.1) must hold to obtain a particular BER, where S(f) and E(f)
are the power spectral densities of the signal and error, respectively. This level K depends on many
factors associated with the communications system, including type of modulation used, type and
parameters of convolutional coding used, and any code spreading used. Some commonly encountered
relationships between SER and BER are detailed in Table 1.2 where the error is assumed to be
Gaussian white noise.
∫ f1
f0
S(f)df∫ f1
f0
E(f)df
> K (1.1)
Error in the RF receiver can be classified into two types, as depicted in Fig. 1.4. One is inherent
error that is present in the absence of a signal incoming to the receiver. This class includes all
types of noise processes and dc offset. The other is error that is self-generated either in response to
the desired incoming signal or to undesired incoming signals. This class includes error due to I/Q
mismatch residue and nonlinear distortion.
1.1.3 Nonlinear Distortion in RF Systems
Corruptive nonlinear distortion can take the form of either harmonic distortion (HD), inter-
modulation distortion (IMD), and cross-modulation distortion (XMD). As depicted in Fig. 1.5, HD
arises at multiples of the fundamental frequency of a large signal. IMD arises at permutations of
high and low frequency shifts induced by two or more signals. Essentially, these distortion compo-
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Figure 1.3: Depiction of signal-to-error ratio over a fixed frequency band.
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Figure 1.4: Depictions of error. a) Inherent. b) Self-generated.
nents arise due to the signal mixing that occurs when two or more signals are raised to a polynomial
power greater than unity [10, pg. 17]. As a trivial example, consider two RF cosines at frequencies
f1 and f2 such that a(t) = A1 cos (2pif1t) + A2 cos (2pif2t). When passed through a system with
static nonlinear transfer function g(x) = α3x
3, the following third-order distortion products in (1.2)
result. Those terms involving more than one frequency component, such as 2f2 − f1, are termed
intermodulation distortion (IMD) components.
g(a(t)) =
(
3
4
α3A
3
1 +
3
2
α3A1A
2
2
)
cos (2pif1t) +
(
3
4
α3A
3
2 +
3
2
α3A2A
2
1
)
cos (2pif2t)
+
1
4
α3A
3
1 cos (2pi(3f1t)) +
1
4
α3A
3
2 cos (2pi(3f2t))
+
3
4
α3A
2
1A2 cos (2pi(2f1 + f2)t) +
3
4
α3A
2
2A1 cos (2pi(2f2 + f1)t)
+
3
4
α3A
2
1A2 cos (2pi(2f1 − f2)t) +
3
4
α3A
2
2A1 cos (2pi(2f2 − f1)t) (1.2)
For two large blocker signals near the desired signal with small |f2 − f1|, on-chip filtering cannot
easily attenuate the IMD-producing signals without significantly attenuating the desired signal as
well. Hence, any small desired signal falling at a frequency of 2f2 − f1 will be corrupted by IMD
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Figure 1.5: Common classifications of nonlinear distortion in circuits. a) Harmonic(HD). b) Inter-
modulation(IMD). c) Cross-modulation(XMD).
products in the presence of two large blockers at those frequencies. As these IMD products are
produced by a third-order nonlinearity, they are termed IM3 products. This represents a much more
significant problem than HD, where the distortion terms generated by large blocker signals near
the desired signal are easily filtered out at no matter what frequency the desired signal passband
exists. Furthermore, for the more general case of complex modulated bandpass signals a(t) =
aI(t) cos 2pif1t+aQ(t) sin (2pif1t) and b(t) = bI(t) cos (2pif2t) + bQ(t) sin (2pif2t), the following third-
order distortion terms arise in (1.3), where the time arguments have been removed in the complex
baseband signals for simplicity:
g(a(t) + b(t)) = α3
3
4
·(
((a2I + a
2
Q) + 2(b
2
I + b
2
Q))aI cos (2pif1t) + ((a
2
I + a
2
Q) + 2(b
2
I + b
2
Q))aQ sin (2pif1t)
+ ((b2I + b
2
Q) + 2(a
2
I + a
2
Q))bI cos (2pif2t) + ((b
2
I + b
2
Q) + 2(a
2
I + a
2
Q))bQ sin (2pif2t)
+ ( 13a
3
I − aIa3Q) cos (2pif1t) + (−13 a3Q + a2IaQ) sin (2pif1t)
+ ( 13b
3
I − bIb3Q) cos (2pif2t) + (−13 b3Q + b2IbQ) sin (2pif2t)
+ (a2IbI − 2aIaQbQ − a2QbI) cos (2pi(2f1 + f2)t) + (a2IbQ + 2aIaQbI − a2QbQ) sin (2pi(2f1 + f2)t)
+ (aIb
2
I − 2aQbIbQ − aIb2Q) cos (2pi(f1 + 2f2)t) + (aQb2I + 2aIbIbQ − aQb2Q) sin (2pi(f1 + 2f2)t)
+ (a2IbI + 2aIaQbQ − a2QbI) cos (2pi(2f1 − f2)t) + (a2IbQ − 2aIaQbI − a2QbQ) sin (2pi(2f1 − f2)t)
+ (aIb
2
I + 2aQbIbQ − aIb2Q) cos (2pi(2f2 − f1)t) + (aQb2I − 2aIbIbQ − aQb2Q) sin (2pi(2f2 − f1)t)
)
(1.3)
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Figure 1.6: Depiction of distortion. a) Even-order. b) Odd-order.
It can be seen in (1.3) that if a(t) is a desired signal at f1, it itself is corrupted, although to
a much lesser extent than the small desired signal in the previous case. For these reasons, large
undesired incoming signals that can potentially create self-generated error are denoted as “blockers”
or “jammers”, as the distortion error terms that result can prevent decoding of the desired signal.
As shown in Fig. 1.6, IMD can be either even-order or odd-order in nature, each constituting
a separate set of issues. Odd-order IMD such as in the conditions previously described result in
corruptive components close to the error generating signals. Even-order IMD results in corruptive
components near dc or near even-order harmonics of the IMD-producing signals. To see this, one
can consider the same two RF cosines as before with static nonlinear transfer function h(x) = α2x
2
in (1.4):
h(a(t)) = 12α2(A
2
1 +A
2
2 +A
2
1 cos (2pi(2f1)t) +A
2
2 cos (2pi(2f2)t))
+ α2(A1A2 cos (2pi(f1 − f2)t) +A1A2 cos (2pi(f1 + f2)t)) (1.4)
In this case, even-order IMD products are in principle easy to remove using an on-chip bandpass
filter, as depicted in Fig. 1.6. However, various mechanisms exist in RF receivers [11] [12] by which
even-order IMD terms at baseband can effectively leak through to the baseband portion of the RF
receiver where they cannot be filtered out, thereby corrupting the downconverted desired signal. For
many years, problems associated with even-order IMD were among several issues that dictated the
use of superheterodyne radio receivers, in which filtering after each frequency conversion helped to
attenuate both low-frequency IMD and IMD-producing blockers.
XMD is a special case of odd-order IMD in which an incoming signal a(t) at f2 is corrupted by
the envelope of a much larger undesired signal b(t) at f1 as seen in the first two terms of (1.3). This
scenario is commonly illustrated as in Fig. 1.5c where a(t) is a CW signal. Here, it can be seen that
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Figure 1.7: Depiction of traditional 1-dB compression point test.
the envelope of b(t) is frequency-shifted to f2 and is corrupting a nearby desired signal frequency
channel. XMD can be problematic for both an undesired and desired a(t), although typically the
former of the two cases is limiting when both a(t) and b(t) are considerably larger than the desired
signal.
1.1.4 Metrics of Nonlinear Distortion
Like quantities such as noise figure (NF) and sensitivity, nonlinearity metrics most often represent
output error referred to the input of the receiver by the receiver small-signal gain. This allows for
unbiased comparison between receivers with different small-signal gains, the exact value of which is
usually unimportant so long as it is sufficiently large. This also allows for a direct comparison of the
input-referred error and the power of the minimum desired signal incident on the antenna, which is
usually specified by a given communications standard.
One caveat when input-referring the output error is that the small-signal gain must be computed
under each blocking condition. This is due to the fact that the dominant third-order XMD resulting
from the amplitude of large blockers mixing with the desired signal typically has the net effect of
reducing the amplitude of the desired signal and hence the effective small-signal gain. The reason
for this is twofold in that the envelope of large blockers typically has a large dc component and
that the third-order polynomial constant α3 is typically negative [10, pg. 15]. This effect is often
captured in a measurement sweep, depicted in Fig. 1.7, in which a large signal is applied and
increased in power until the receiver output level is 1dB less than that which would have been
obtained in a completely linear system. The input power at which this point occurs is denoted the
input-referred 1-dB compression point, alternatively P−1dB . A more relevant way of computing the
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Figure 1.8: Depiction of out-of-band 1-dB desensitization test.
1-dB compression point for receivers beset by out-of-band blocking problems is depicted in Fig. 1.8
and consists of sweeping the power of an undesired blocking signal and then measuring the small-
signal gain change of a desired signal near the receiver LO frequency. This particular method is often
termed the desensitization test [13] or an outband compression test [14]. For the purposes of this
dissertation, this metric will be denoted the out-of-band 1-dB desensitization test. According to [13],
this metric is 3dB lower than the P−1dB for a circuit characterized by a purely cubic nonlinearity.
Third-order nonlinear distortion is commonly characterized by a test in which two large CW
signals each of power PBLK are swept and the four output tones nearest the original CW signals
are measured. PBLK is chosen sufficiently small such that higher-order nonlinear terms and XMD-
induced small-signal gain compression are negligible [10, pg. 19]. The output powers at the original
and IM3 frequencies, respectively, are then logarithmically plotted as a function of PBLK and ex-
trapolated until they intercept. The value of PBLK at which the two extrapolated lines intercept
is denoted the input-referred intercept point for third-order distortion (IIP3), as depicted in Fig.
1.10. Extrapolating the linear and IM3 terms is necessary because IIP3 is typically about 10-20dB
larger than P−1dB . The same procedure is carried out for second-order distortion in which the IM2
product at the two-tone beat frequency f2 − f1 is measured instead of the IM3 product to obtain
the input-referred intercept point for second order distortion (IIP2), as depicted in Fig. 1.9.
A serious problem with each of these two tests is the potential for misapplication. Worst-case
blocking conditions for some communication standards can easily violate the assumptions of the
aforementioned tests. In this case, the IIP3 and IIP2 metrics are not accurate predictors of the total
input-referred error in response to the worst-case blocking conditions. For example, as shown in
Fig. 1.11, in a hypothetical example in which IM5 products dominate the output for a worst-case
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Figure 1.9: Depiction of traditional second-order intermodulation distortion input-referred intercept
point (IIP2) test.
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Figure 1.10: Depiction of traditional third-order intermodulation distortion input-referred intercept
point (IIP3) test.
10
“IIP3”(dBm) Input(dBm)
Output(dBm)
Gain(dB)+“IIP3"(dBm)
Expected IMD(dBm)
PEXTRAPOLATED(dBm) PWORST-CASE(dBm)
Actual IMD(dBm)
Figure 1.11: Depiction of insufficiency of traditional definition of IIP3.
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Figure 1.12: Depiction of single-point effective extrapolated IIP3.
input signal, extrapolating the IIP3 from input levels at which higher-order nonlinear terms are
negligible at the output leads to a gross underestimate of the worst-case input-referred distortion
error. One solution to this problem is to utilize an effective IIP3 or IIP2 obtained from a single-point
extrapolation from the input-referred error obtained under worst-case blocking, as depicted in Fig.
1.12 for IIP3. In this case, the modified IIP3 and IIP2 metrics provide accurate predictors of an
upper bound on total input-referred error due to odd- and even-order distortion. This permits more
meaningful comparisons across different circuit blocks and architectures for a given communications
standard. In order to perform the extrapolation for IIP3, (1.5) may be used [15]. In order to perform
the extrapolation for IIP2 for a two-tone test with two equal-power tones each of power P1T , (1.6)
may be used [16]. Note that in each case, the power of the measured IMD product is referred first
to the input of the circuit block or entire receiver (i.e. Gain=0dB).
IIP3 =
1
2 (2PBLK,1 + PBLK,2 − PIM3,(2f1−f2)) (1.5)
IIP2 = 2P1T + PIM2,(f2−f1) (1.6)
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Figure 1.13: Out-of-band blocking specification for UMTS Region 1.
1.1.5 Out-of-Band Blocking
In modern communication schemes such as those described in Section 1.1.2, the standard spec-
ifications not only dictate the receiver sensitivity requirements for particular blocker power levels,
but also for different blocker frequency offsets from the specified communication frequency band.
Typically the blocker power required to be handled at the receiver input increases as the absolute
value of the blocker frequency offset. For example, the UMTS Region 1 blocking specification dic-
tates the BER requirement in the bottom entry of Table 1.1 to be met for blocker power levels of
-45dBm, -30dBm, and -15dBm at the receiver input for frequency offsets of 0MHz, 65MHz, and
85MHz away from the edge of the receive (RX) communication band as shown in Fig. 1.13. In
addition, the frequency-domain-duplexed (FDD) nature of UMTS also places a large implicit block-
ing specification at a 130MHz-190MHz offset due to the concurrent operation of the mobile station
transmitter.
What this implies is that the dominant blocking problem for many important classes of RF
receivers is that of out-of-band blocking. Although RF filters can and do mitigate this problem to
a certain extent by attenuating the magnitude of such blockers prior to interacting with the active
circuitry of the receiver, such filters can be quite expensive both in terms of cost and area footprint.
1.2 Inherent Challenges of Designing Linear RF Circuits
1.2.1 Insufficient On-Chip Filtering
The problem of self-generated distortion error due to undesired signals entering an RF receiver
is a considerable problem in maintaining a high SER for a desired signal. In principle, undesired
signals can be removed on-chip with RLC bandpass filtering. However, the amount of achievable
attenuation is limited by the Q of the on-chip inductors, as depicted in Fig. 1.14. For modern
processes, the maximum achievable value of Q is about 10 at 2GHz. For a typical RLC transfer
function as (1.7) below, this implies an attenuation of 7dB at a 200MHz frequency offset from the
LC center frequency. Compared to the wide dynamic range required by the exemplary sensitivity
specifications in Table 1.3, this is a grossly insufficient solution.
12
Standard Minimum Desired Signal Maximum Undesired Signal Difference Reference
GSM -99dBm +0dBm (max. out of band blocker) 99dB [4]
cdma2000 -101dBm +23dBm (TX leakage) 124dB [5]
UMTS -114dBm data /-103.7dBm total +28dBm (TX leakage) 142dB [6]
Table 1.3: Examples of maximum-to-minimum signal ratios in notable communication standards.
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Figure 1.14: Attenuation provided by on-chip RLC filtering.
Z(f) =
1
1
R + j(2pifC − 12pifL )
|Z(f)|2 = 11
R2 + (2pifC − 12pifL )2
(1.7)
The solution most frequently employed to circumvent this limitation in the past was the use of
off-chip filters with much higher Q. For example, surface acoustic wave (SAW) filters can achieve
effective Qs of over 500 [17] with in-band loss of 1-2dB. Bulk acoustic wave (BAW) resonators [18]
and film bulk acoustic resonator (FBAR) structures [19] can achieve Q factors of greater than 1000 in
the GHz range. However, such filters are expensive and can rival the footprint of the entire integrated
RF transceiver. As cellular and other radios converge towards massively multimode solutions, as
many as 12 [20] RF front end channels are required, each with their own set of filters. In this case,
the off-chip filters can quickly dominate the cost of the entire radio. Therefore, there exists a need to
investigate alternative solutions to reducing the impact of large undesired signals aside from simply
attenuating them with filters.
1.2.2 Unfavorable Power/Linearity Tradeoff
Power may also be traded off with nonlinearity while keeping the noise of the receiver constant.
One way of concretely depicting this tradeoff, shown in Fig. 1.15 for a given nonlinear circuit, is to
introduce an attenuation of 3dB prior to the circuit and then place two of the circuits in parallel.
In this case, both the net circuit gain (including the attenuation block) and total output noise rise
by 3dB, keeping the circuit noise figure (NF) constant. Assuming the unit circuit nonlinearity is
memoryless and dictated by f(x) = α1x+ α3x
3, the new composite circuit can be modeled as g(x)
13
Figure 1.15: Method of trading off power for linearity in receiver circuits while maintaining constant
noise figure.
below in (1.8):
g(x) = 2f( 1√
2
x)
g(x) =
√
2α1x+
1√
2
α3x
3
g(x)√
2α1
= x+ 12
α3
α1
x3
(1.8)
It can be seen that the total input-referred IM3 error is reduced by 6dB and IIP3 is improved
by 3dB for a doubling of circuit power. To provide an example as to why this solution is even
less palatable than adding an external SAW filter prior to the block, consider the results from the
receiver in [21] in which a SAW filter was used prior to the downconverter (pre-amplifier plus mixer)
to obtain an overall IIP3 of +1.2dBm, which was dominated by the LNA. As the LNA obtains a
gain of 14.2dB and the downconverter obtains an IIP3 of -0.7dBm, the overall receiver IIP3 would
be approximately -15 dBm without the filter. To re-establish the receiver IIP3 of +1.2dBm requires
the downconverter current of 14.4mA to increase by a factor of over 25 = 32 to over 460mA, which
is an unacceptable solution for a mobile application.
1.3 Approaches and Challenges to Improving Nonlinearity
in RF Circuits
According to Lee [22, pg. 423], there exist four broad classes of techniques to improve the
effective linearity of any circuit-based system. It is worthwhile to visit each of these in turn to
examine its feasibility for the improvement of the linearity of an RF receiver.
1.3.1 Negative Feedback
The principle of feedback in the context of circuit design is usually attributed to Harold Black of
Bell Laboratories in 1927. Black came up with the idea as a possible solution to reducing distortion
in repeater amplifiers used for telephone transmission [23]. The essential concept of feedback, as
14
Figure 1.16: Basic feedback concept.
depicted in Fig. 1.16, is to take the output of a nonideal system (usually an amplifier) with open-loop
gain A, reduce the output by a scalar factor f , and subtract the resultant signal from the input.
The resultant closed-loop system then has a gain of (1.9).
OUT
IN
=
A
1 +Af
Af→∞−→ 1
f
(1.9)
And output error sensitivity of (1.10).
OUT
DIST
=
1
1 +Af
Af→∞−→ 0 (1.10)
Clearly, feedback becomes more effective as A is increased for constant f . As the feedback network
f can be made up of inherently linear passive elements, the system input/output relationship can
approach perfectly linear behavior as A increases, no matter how nonlinear the nonideal system is.
The initial difficulty Black faced in gaining acceptance for his invention hinged upon the fact that
feedback trades off active device gain for linearization (or any error reduction, for that matter). At
the time, the principal active device used was the vacuum tube, which had a peak dc gain of about 5
[22, pg. 442]. Sacrificing this already low gain for a moderate improvement in distortion would have
undoubtedly negated the purpose of many amplifiers of this time. Developments in vacuum tube
technology, and later bipolar and CMOS transistors, soon made large values of dc gain possible.
Consequently, feedback became a ubiquitous feature in low-frequency (baseband) circuit design.
However, like the vacuum tubes of yesteryear, transistor gain is scarce at RF frequencies due to
the limitation of the drain impedance imposed by parasitic capacitances. These capacitances can be
tuned out by on-chip inductors, but the peak gain is still limited by the finite Q of the inductor. To
get a quantitative sense of the limitations here, the reader may consider a common-source cascoded
LNA with transconductance (gm) of 60mS and total parasitic output capacitance of 0.5pF as shown
in Fig. 1.17. For a 2GHz amplifier, a 12.6nH inductor is required to tune out this capacitance. For
a Q of 9 (possible in a thick metal process), the equivalent output impedance is 1.4kΩ. This results
in a peak voltage gain of 86 for the amplifier. Simulations in a 90nm process suggest that this peak
voltage gain will be limited to about 50, or 34dB, when accounting for the active device channel
conductance. To obtain a closed loop dc voltage gain of 15dB2, only 20dB of open-loop gain may be
applied as feedback to reduce 3rd-order output IMD. Compared to the 60-80dB of open-loop gain
commonly achievable by baseband operational amplifiers, this 20dB of gain stands out as a small
number. Even worse, this analysis neglects the increase in nonlinearity due to increased feedback
of second order IMD from the output to the input to the LNA. These products then mix at the
2A typical value of LNA voltage gain.
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Figure 1.17: Basic common-source RF amplifier schematic.
input of the LNA with the original blocker signals with the very strong 2nd order nonlinearity of the
CMOS device, generating additional IM3 products [24]. This analysis also neglects the group delay
associated with such a high-Q tank, which is equal to 2Q/w0, or about 1ns, for a center frequency
w0 of 2pi(2e9)radians/s. The problem with this is that the group delay is twice as long as the desired
signal carrier frequency period and is not well-controlled over process variations. Therefore, the
feedback will not effectively cancel distortion products and may even lead to instability.
It can be further argued that the above case of linearizing a voltage-domain RF LNA via feedback
is the easiest conceivable. In traditional receiver architectures, the mixer constitutes the dominant
linearity burden in the system because the input blockers have experienced gain due to the LNA but
have not yet been attenuated by baseband filters. However, feedback in a mixer requires another
frequency upconversion after downconversion to baseband. Downconversion to baseband typically
entails an unavoidable passing of the current through a large time constant and consequent group
delay of at least several tens of nanoseconds. Re-upconversion to RF and cancellation after such a
large time constant prevents effective feedback. The exact same problem prevents the effective use
of feedback in passive-mixer based systems that have become more prevalent in recent years.
1.3.2 Predistortion
The concept of predistortion is to cascade two inverse nonlinear functions in series such that
the composite function is nearly linear. Successful application of this technique, depicted in Fig.
1.18, relies on careful matching. In power amplifier linearization systems, the matching problem is
often alleviated with adaptive feedback in which the power amplifier output is downconverted and
compared with the original non-distorted signal. This information can be used to adjust the weights
of an adaptive look-up table [25], or a polynomial predistorter [26]. Implementing such blocks in RF
receivers proves difficult. Adaptive look-up tables are digital baseband circuits by nature and cannot
be easily implemented in the RF portion of the receiver. Polynomial predistorters could in principle
be used but due to the presence of large amounts of active circuitry would seriously degrade the NF
of the receiver.
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Figure 1.18: Basic predistortion concept.
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Figure 1.19: Basic piecewise linearization concept.
1.3.3 Piecewise Linearization
Piecewise linearization relies on the fact that many types of circuits are approximately linear
over a significant voltage range. If this voltage range can be shifted by an offset, several of these
circuits can be placed in parallel to effectively extend this linear range. The canonical example of
this concept is the Gilbert multi-tanh circuit [27] shown in Figs. 1.19 and 1.20. The tradeoff here
is an increase in power dissipation and input capacitance [22, pg. 427] for each additional branch
added to the circuit.
1.3.4 Feedforward Cancellation
Like feedback, feedforward cancellation can be used to substantially reduce many forms of self-
generated error arising from the interaction of desired and undesired signals with circuit nonidealities.
However, feedforward cancellation is potentially more suited to improving the performance of RF
receivers because it avoids the gain loss and group delay issues inherent in feedback. As shown in Fig.
1.21, a feedforward loop employs a rough model of a circuit nonideality to recreate an approximation
to the self-generated error. This self-generated error can then be subtracted from the main receiver
path. Like predistortion, however, feedforward cancellation is extremely sensitive to a wide array of
mismatches that can occur within a practical system, which ultimately limit its performance. For
example, to attenuate self-generated error by 40dB, components must match in both gain and group
delay to about 1%, which is challenging to achieve with even modern components.
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Figure 1.21: Basic feedforward concept.
One common class of local feedforward cancellation of IMD products in RF receivers [24],
shown in Fig. 1.22, exploits the fact that the third-order Taylor series coefficient of the MOS device
undergoes a sign change as the gate bias voltage is reduced. Also as the gate bias voltage is reduced,
the device enters the weak inversion region and the linear gain term is substantially reduced in
magnitude. When a device biased in this fashion is placed in parallel with a more typically biased
common source or inductively source degenerated MOS device in an LNA, any third-order products
are effectively cancelled at the output while only minimally reducing the LNA power gain. This
solution has two inherent problems. The first of these is that the amount of improvement varies
substantially over process variation and temperature due to the fact that precise cancellation depends
on two exact biasing conditions. The second of these is that the fifth-order Taylor series coefficient
of the net structure is increased, as can be seen in the swept measurement results of Fig. 10 in [24],
which limits the effective IMD improvement to smaller input signal levels. This limitation explains
the frequent usage of such techniques in LNAs but almost never in mixers, where the large undesired
blocking signals are 10-15 dB larger than those seen at the LNA input.
1.4 Adaptive Feedforward Cancellation of Self-Generated
Error
In order to solve the process variation and mismatch problems that limit the performance of
feedforward cancellation, adaptive equalizers may be used to perform the subtraction of the self-
generated error model signal from the main receiver path, as shown in Fig. 1.23. By feeding back the
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Figure 1.22: Simplified schematic of modified derivative superposition linearity-enhanced LNA.
Figure 1.23: General adaptive feedforward error cancellation concept.
residual output from this subtraction process to the adaptive equalization algorithm, the algorithm
will converge so as to minimize the amount of error present in the output while leaving the desired
signal relatively unaltered. In recent years, this concept has been proposed for use in RF receivers to
remove IM2 distortion and dc offset [28], IM3 distortion [29] [30], signal interference resulting from
quadrature I-Q mismatch in IF-receiver circuitry [31] [32], and was described as a general concept in
[32]. Other examples of the use of adaptive signal processing in receivers include the cancellation of
error-producing signals themselves [33] and additional techniques to remove the effects of dc offset
and I-Q mismatch in direct-conversion receivers [34] [35].
Although adaptive feedforward error cancellation may in principle be used to locally correct for
the error generated by a particular block, cancellation of the error at the end of the physical portion
of the receive chain is also possible and makes more sense for two reasons. First, all of a particular
class of error may be cancelled at once. For example, many different blocks in a receiver contribute
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IM3 distortion error that is qualitatively the same. Cancelling this error at multiple points or at
a single point has the same effect, but clearly the latter is the simpler solution. Second, canonical
adaptive equalizers can be implemented in digital baseband circuitry without the designer having to
account for the effects of process variation and temperature changes in the operation of the equalizer
itself.
Such a system-level solution methodology in turn begets even more advantages, not the least of
which is its indifference towards the details of the original receiver. For example, the receiver LNA
topology may be changed from an inductively degenerated common source topology to a common
gate topology and the adaptive feedforward error cancellation scheme need not change at all to have
qualitatively the same effect. Furthermore, as this technique focuses only on cancellation of the
error itself and not the error producers, it permits a relatively narrowband alternate path through
which the recreated error signals pass. That is, although large, undesired, error-producing signals
may occur over a wide frequency range (100-500MHz), the relevant error terms that they produce
are only restricted to a much smaller bandwidth equal to that of the desired signal (1-5MHz).
This implies that the alternate path circuits can be constructed using traditional RF circuit design
techniques, as opposed to more recent extremely-wideband architectures used for software-defined
radios [36]. The circuits processing the error can operate with a lower dynamic range than their
original receiver counterparts, as the corruptive error to noise ratio is in general much less than
the error producer to noise ratio in the main receiver path. Also, if the LMS algorithm is used to
perform the adaptive equalization, multiple LMS loops in parallel can be used to cancel different
error signals as shown in Fig. 1.23 [28]. Furthermore, in the event that the self-generated error of
interest is due to large, undesired blocker signals, the power dissipation of an alternate path can be
further reduced by only powering it on when needed, as most receivers only need to operate in the
presence of strong interferers for a small fraction of the time. Finally, the adaptive nature of the
equalizer permits tracking of rapidly changing blocker conditions.
The indifference of the adaptive feedforward error cancellation technique to the details of the orig-
inal receiver can also be exploited to simplify the design of multimode receiver terminals intended
to work with communication standards dominated by different sources of error. For example, a
frequency-band-adjustable downconverter could be designed using simple canonical block architec-
tures. If one particular standard then requires a much higher IIP2 than the base receiver can
provide, an IM2-error canceling alternate path can be enabled. Similarly, if high IIP3 is required,
an IM3-error canceling alternate path can be turned on.
1.4.1 LMS as Adaptive Equalization Algorithm
Least mean squares (LMS)-based adaptive equalizers are common choices in power-constrained
applications due to their simplicity and robustness [37, pp. 231, 297]. The concept behind LMS-
based adaptive equalization is depicted in Fig. 1.24. Here, a time-varying finite impulse response
(FIR) filter is utilized to modify a reference signal and to subtract it from an incoming signal
corrupted by a version of the same reference signal. The taps of the FIR filter are adjusted based
on the instantaneous correlation estimate between the equalizer output and the reference signal.
That is, if there is any signal correlated with the reference signal in the equalizer output, each tap
is adjusted on average in a direction so as to reduce the reference signal content in the output. If
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Figure 1.24: Least mean squares (LMS) equalization concept.
the equalizer is designed properly, the filter taps will converge close to a solution that yields the
minimum mean squared error at the output, but will exhibit a small excess deviation around that
solution. In the case of Fig. 1.23, single-tap LMS adaptive filters are used as part of an exemplary
adaptive equalizer which removes multiple types of error.
1.5 Prior Art in Adaptive Feedforward Cancellation of
Nonlinear Distortion
In [28], an adaptive error cancellation scheme using postdistortion to generate a reference error
signal for IM2 cancellation was proposed and implemented using discrete components. As shown
in Figs. 2 and 3 of [28], a squaring circuit was connected to the output of the direct-conversion
downconversion mixer. In this case, all downconverted blocker signals are squared along with any
other desired signal. Because the desired signal is much smaller than any of the downconverted
blockers, its square is much much smaller than those of the downconverted blockers and can be
assumed to be negligible in the cancellation process. This scheme relies on the fact that the IM2
products produced by the blockers after downconversion are the same as those produced by the
blockers prior to downconversion. However, this scheme does not recognize the inherent difficulty in
maintaining the large signal bandwidth after downconversion required to maintain large signal levels
for the downconverted out-of-band blockers that dominate blocking problems such as those described
in Section 1.1.5. In [28] it is assumed that the downconverted blocker signals can be processed by a
squaring circuit prior to the application of any filtering. However, it is common practice to embed the
first real pole of the analog baseband filter in the current-to-voltage conversion immediately following
the mixer Gilbert cell switching pair, such as in [5] [21] [38] [39] [40] [41] [42] [43], where the first-
order RC time constants ranged from 0.1 to 2 MHz. One depiction of this truism is shown in Fig.
1.25. Receiver architectures using a passive mixer scheme as shown in Fig. 1.26 universally embed
a low-pass filter in the transimpedance amplifier that follows the mixer to perform the baseband
current-to-voltage conversion. Neglecting the effect of this filtering may be acceptable for the 6MHz
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Figure 1.26: Basic passive mixer-based receiver front end architecture, showing inherent low-pass
filtering prior to first baseband voltage.
blocker offset used in [28] but, for example, is not for the 250MHz maximum frequency offset between
the out-of-band TX leakage blocker and desired RX signal in a UMTS Region 1 receiver. In the
latter case, the downconverted TX leakage baseband voltage signal will be attenuated by over 40dB
with respect to the desired signal. This means that the regenerated IM2 products will be 80dB lower
than they would have been at a low frequency offset and would likely be lower in magnitude than
the noise floor of a low-power squaring circuit.
The digital algorithm utilized in [28] is also notable in that it cancels two types of distortion
simultaneously. If one considers dc offset to be 0th order distortion, the algorithm removes it by
using a digital value of 1 as the reference input to an LMS tap which is placed in parallel with
the LMS taps utilized to adaptively cancel IM2 products. It can be shown (Appendix A) that the
operation of this LMS tap is the same as a 1st-order digital high-pass filter with the LMS convergence
constant µ setting the corner frequency of the filter.
In [29] and [30], postdistortion is used in the digital domain after analog-to-digital conversion
to generate reference error signals for adaptive IM3 cancellation. The scheme described in [30] is
summarized in Fig. 4 and in the first paragraph of section IV in [30]. Although the complete
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Figure 1.27: Signal bands required for digitization of IM3-producing blockers in UMTS Region 1
(after downconversion to baseband) in a purely digital adaptive feedforward distortion cancellation
scheme.
schematic of the receiver discussed in [30] is never shown, Fig. 4 of [30] shows an “I or Q” input
prior to a nonlinear component, implying that this nonlinear component exists after downconversion
to baseband. The text description at the beginning of section IV of [30] places the analog-to-digital
interface between the nonlinear component and band-split filtering of Fig. 4. In the case of either [29]
or [30], the issues with generating reference IM3 products at baseband for an out-of-band blocking
scenario hold as in [28] except in this case the problem is worse due to the fact that regenerated
IM3 products will be nearly 120dB lower than they would have been at a low frequency offset
due to the 3rd-order nature of the distortion. Furthermore, for the architectures in [29] and [30]
to cancel IM3 products, the ADCs must pass the full spectrum of potential problematic blockers.
For a modern communication standard such as UMTS Region 1, this means the frequency bands
of 1670MHz-1850MHz, 1920MHz-1980MHz, and 2015-2075MHz must be digitized, as depicted in
Fig. 1.27, along with the desired signal bandwidth for comparison. Achieving this would require at
least 6 Nyquist ADCs with sampling rates in excess of 60MHz. The ADC outputs would also need
to be recombined in such a way that the digitized blockers interact nonlinearly as they would in
the continuous time domain. Furthermore, since the frequency bands surrounding those listed are
equally likely to have blockers not associated with the generation of IM3 products, the anti-aliasing
filters prior to the ADCs would have to be extremely sharp, necessitating a very high filter order,
and hence area and power consumption.
1.6 Motivation and Challenges of Designing Very
Large-Signal Handling RF Receivers
The compression metrics of the receiver denote the maximum signal levels that can be reached
before the effective gain of the receiver drops by 1dB. Table 1.4 shows a representative sample
of the P−1dB quantities of recent receiver LNAs and Table 1.5 of the various reported values for
compression and desensitization for receiver front ends. The P−1dB plot is commonly provided for
LNAs in the literature, with an example provided by Fig. 20 in [44]. What this plot typically shows
is that as the input signal power is increased past P−1dB , the circuit small-signal gain drops off very
quickly and the output signal power levels off or even drops. These latter characteristics indicate
the presence of nonlinear terms of order much greater than 3. In fact, one can consider a signal large
enough to move the active amplifying devices into the triode region such that the effective system
nonlinear function transitions from a simple 3rd-order nonlinearity to one with a strong compressive
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Reference P−1dB (dBm) Noise Figure (dB) Supply Voltage (Vdd)
[45] -7.0 2.9 1.8
[46] 0.0 3.9 1.2/2.5
[47] -8.4 1.7 3.0
[48] -12.0 2.6 1.5
[49] -18.0 3.6 1.2
Table 1.4: Examples of reported LNA P−1dB performance in the literature.
Reference 1-dB Point (dBm) 1-dB Point Type Noise Figure (dB) Supply Voltage (Vdd)
[9] -13 Unknown 3 3.0
[21] -7.8 Unknown 5.3 3.0
[13] -10, 200MHz Blocker Offset Desensitization 4 1.2
[13] -6, 400MHz Blocker Offset Desensitization 4 1.2
[14] -7.0 Desensitization 5.5 1.2/2.5
[50] -20 Unknown 6 1.2
[51] -14 Unknown 3.5 1.2
Table 1.5: Examples of reported receiver 1-dB compression metrics in the literature.
Figure 1.28: a) Depiction of expansion of nonlinear input-output characteristic to one exhibiting
strong nonlinearity. b) Weakening of input-output characteristic nonlinearity.
tanh-like nonlinearity, as depicted in Fig. 1.28a.
What this information conveys is that the performance of receivers using adaptive feedforward
nonlinear distortion cancellation to extend the system dynamic range will eventually be limited
by higher-order intermodulation distortion products and compressive effects (themselves a result
of higher-order nonlinear distortion terms). These two problems need to be tackled independently.
Compressive effects can reduce the gain of the desired signal to the point where the signal-to-noise
ratio is below that required for proper demodulation and decoding. At this point, recovering the
desired signal in digital baseband becomes difficult, if not impossible. Therefore, weakening the
nonlinearity as in Fig. 1.28b takes precedence as a key design goal. Even after doing so, however,
the nonlinear input-output characteristic must be modeled with many higher-order polynomial terms
as implied by the kinks in the input-output characteristic depicted in Fig. 1.28b. The discussion in
the previous section makes plain that higher-order IMD reference terms cannot be generated strictly
in the digital domain due to the large digitization bandwidths required to retain information related
to the out-of-band blockers. Hence, novel solutions to cancel higher-order IMD reference terms must
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Figure 1.30: Dual NMOS/PMOS LNA as depicted in [53].
also be developed in conjunction with analog solutions to reduce the compressive effects found within
the receiver.
While the aforementioned compression performance in Table 1.5 may suffice for contemporary
applications, the signal-handling demands on radio receivers are due to increase dramatically in
the coming years. As depicted in Fig. 1.29, radar systems and military communications systems
need to be able to operate in the presence of very large intentional jamming signals that are used to
prevent remote IED detonation and enemy communications. Co-location issues in portable combined
jamming/communications radios result in the appearance of very large signals at the receiver input.
Wireless power transfer is making increasingly frequent appearances, both in powering gadgets from
across a room and in transferring energy to implantable medical sensors and drug delivery devices
[52]. In each of these cases, data communications must co-exist with a very large out-of-band
undesired blocker signal. Finally, frequency-domain-duplexed (FDD) receivers are under increasing
pressure to relieve some of the requirements on up-front duplexers. Because multimode receivers now
may be required to handle a dozen or more cellular standards, and because each standard requires
its own duplexer, the requirements of these duplexers need to be reduced in order to lower the cost
and area burden to the radio. The upshot of doing this is that a much larger TX leakage signal
appears at the receiver input. Fortunately, recent milestones hit by CMOS scaling present some
hope in overcoming the limited signal-handling capability of receivers in the prior art.
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Since the beginning of the widespread use of CMOS in the early 1970s, improvements in the pro-
cess lithography and oxide growth control have permitted a steady decrease in minimum achievable
device dimension and parasitic capacitance. The most notable consequence of this improvement has
been termed Moore’s law, in which the number of transistors that can be placed inexpensively on an
integrated circuit die has doubled about every two years [54]. A corollary to this improvement has
been the increase in maximum operating frequency of MOS transistors enabled by the reduction in
parasitic capacitance that accompanies finer process lithographies. Although the results of scaling
may be most commercially conspicuous in the constant increase in digital computing performance,
scaling has also consistently made possible new applications and fields in the analog and RF do-
mains. For example, digitally-assisted analog circuits such as [55] [56] began to make sense when
the cost and size of a single transistor became negligible with respect to the total circuit die cost.
In this case, massive digital algorithms were justifiable to correct for nonidealities in a few critical
analog transistors. In the more recent past, a similar trend took place in domain of RF circuits. To
see how, the reader may consider that a rough measure of the maximum frequency at which current
gain can be obtained from a transistor is given by (1.11).
fT =
gm
2pi(Cgs + Cgd)
(1.11)
Making the common assumption that Cgd is negligible and substituting into the formula the
physical expressions from a square-law MOSFET I-V characteristic yields:
fT ≈ gm
2piCgs
≈ µnCox(W/L)(VGS − VTH)2
3WLCox
=
3
2
µn(VGS − VTH)
L2
(1.12)
As minimum device lithography shrunk, lowering the minimum L, the device fT moved into the
100GHz range, making possible the implementation of RF CMOS circuits in the GHz frequency
bands that had been allotted for personal mobile radio communications by various national gov-
ernments. As NMOS devices have a higher electron mobility than PMOS devices (µn ≈ 3µp), the
first RF CMOS circuit topologies were by necessity all-NMOS. As scaling continued, PMOS transis-
tors in turn also became viable RF devices [53], allowing for far broader range of circuit topologies
such as current-reuse common-source LNAs [13], and push-pull circuit topologies capable of linear
behavior over a wider input signal range than either NMOS or PMOS alone [53] such as the dual
common-source topology shown in Fig. 1.30. Scaling has also enabled the practical use of passive
mixer topologies such as the one shown in Fig. 1.26, which have become increasingly common due
to the reduced power required to fully transition a MOS device gate voltage from ground to supply.
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Chapter 2
Mixed-Signal / Mixed-Domain
Equalization of IM3 Products in
RF Receivers1
2.1 Target Application and Context of Project
In RF receivers, perhaps the most significant contemporaneous self-generated error problem is
nonlinear distortion, due to the continued and rising popularity of the UMTS FDD standard [60]
for 3G communications. UMTS and similar FDD standards typically possess stringent linearity
requirements due to the necessity of having to concurrently handle a large, unwanted blocker signal
in the presence of TX leakage through the frequency-domain duplexer, as shown in Fig. 2.1. This
situation, defined in the UMTS standard specifications [6], sets up an implicit two-tone test which
can yield intermodulation distortion products that corrupt the desired signal. As depicted in Fig.
2.2a, in a typical direct-conversion receiver that uses a voltage-domain LNA output, if standard
block design values are used for the LNA and mixer with no additional enhancements, the worst-
case IM3 products overwhelm the desired signal at RF. After downconversion, the desired signal is
still corrupted. In order to meet the receiver linearity requirements, several reported commercial
receivers [9] [21] [61] have resorted to the use of interstage SAW filters to attenuate large blocker
signals and hence to relax requirements on the integrated circuit blocks, as depicted in Fig. 2.2b. In
this case, the large blocker signals are attenuated prior to the mixer, which dominates the linearity
performance of the receiver. As a result, the signal-to-error ratio of the downconverted desired signal
is still sufficient for proper decoding.
Several SAW-less UMTS receivers have also been reported, albeit with somewhat lower out of
band IIP3 performance [43] [62] [63] than those previously referenced. It should be noted that
reported IIP3 specifications and achievements vary widely within the literature, as shown in Table
2.1. This variation is due to the fact that the IIP3 specification depends on the receiver achieved
1Portions of this material have been previously published in [57],[58],[1], [59], and [2].
Some materials published in IEEE publications and copyright is owned by IEEE.
Some materials published in John Wiley & Sons, Inc. publications and copyright is owned by
John Wiley & Sons, Inc.
Some materials published in Cambridge University Press publications and copyright is owned by
Cambridge University Press and the European Microwave Association. Reprinted with permission.
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Figure 2.1: Blocking problem in FDD receivers.
Figure 2.2: a) Nonlinearity problem in typical integrated receivers. b) Use of a SAW filter to alleviate
nonlinearity problem.
noise figure, the peak TX power which must be handled, and the characteristics of the particular
duplexer used, as discussed in Section 2.4. Although the SAW-less receivers mentioned above meet
their respective self-imposed out-of-band IIP3 specifications, it is worthwhile to consider the design
of SAW-less receivers with still higher IIP3 in order to reduce overall receiver power dissipation and
to permit the use of less stringent, and possibly also less expensive, duplexer blocks.
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Reference IIP3 Specification IIP3 Performance
[9] +1.3dBm +1.6dBm
[61]a -6.1dBm -0.5dBm
[43] -10dBm -7.4dBm
[62] -8dBm -7dBm
[63] -5dBm -2dBm
Table 2.1: Reported IIP3 specification and
performance comparison.
aMeasurement at mixer transconductor input.
2.2 General Concept of Proposed Solution Architecture
The general concept behind the adaptive feedforward IM3 cancellation scheme introduced in
this work is shown in Fig. 2.3. In this figure, a nonlinear main receiver path is subject to two
large blockers such that the desired signal is overwhelmed by the self-generated IM3 interference
products. The figure reflects the fact that the UMTS out-of-band blocking requirement [6] is an
implicit two-tone test with one of the “tones” being the modulated TX output leakage through the
antenna duplexer. Reference IM3 products are generated at RF by a cubic term generator, while
choosing the LO frequency of the alternate feedforward path mixer to be the same as that of the main
path guarantees that the proper set of IM3 products are downconverted to baseband frequencies. In
this fashion, a reference IM3 signal can be generated for any specified RF blocker that can produce
significant IM3 distortion interference in the receiver, regardless of the blocker frequency offset from
the RX LO frequency.
Baseband postfiltering attenuates to negligible levels unwanted IM3 products in the alternate
feedforward path such that the adaptive equalizer converges based only on the statistics of the IM3
products corrupting the desired signal at baseband. In this fashion, the equalized IM3 products
of the alternate feedforward path can be directly subtracted from the main path, leaving only the
desired RX signal. Note that this technique is not limited to a two-tone test but also removes
IM3 products resulting from a three-tone test. Furthermore, this technique does not require prior
knowledge of one or more of the blocker frequencies, as do techniques that rely on the cancellation of
TX leakage to meet the UMTS linearity specifications [33] [64]. Hence, this technique is applicable
to a far broader class of radio problems than the aforementioned references. Although both IM2
and IM3 products can be concurrently cancelled by parallel LMS adaptive filters, it was decided in
this project to leverage recent work [41] [65] in order to perform local IIP2 improvements so as to
avoid adding additional ADCs to the system to pass reference IM2 products.
2.2.1 Choice of Feedforward Loop Overcoming Limitations of Prior Art
The adaptive feedforward error cancellation technique described in this paper differs significantly
from those presented in [29] and [30] in that reference IM3 products are generated at analog RF
rather than at digital baseband. That is, the alternate feedforward path loop is a mixed-mode system
that stretches back to almost equal the length of the main receiver path. It can be shown with
trigonometric identities that the resultant downconverted IM3 products are the same as those that
would have been produced by I and Q baseband cubing circuits. This architectural characteristic
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Figure 2.3: Adaptive feedforward IM3 distortion cancellation - proposed receiver system.
overcomes the limitations of the prior art discussed in Section 1.5 with regards to out-of-band
blockers in that at analog RF, the blockers have not yet been attenuated by inherent postfiltering
after downconversion. IM3 generation in the continuous-time (analog) domain as performed in this
architecture is the preferred method in an integrated downconversion receiver since it permits the use
of relatively narrowband mixers, postfilters and ADCs such as those based on sigma-delta modulators
in the alternate path. Given that IM3 generation is therefore to be performed in the analog domain,
it should additionally be performed at RF after the LNA, where the blocker voltage magnitudes are
at their largest point in the receiver. Doing so minimizes the required power dissipation of the cubic
term generator, as a higher noise floor can then be tolerated.
2.2.2 Fixed and Adaptive Equalization
It can turn out in the design of the alternate feedforward path system that the linear time-
invariant (LTI) baseband path difference2 is known to a large degree of certainty. For example,
tuning schemes designed to track RC [66] or gm-C [67] filter variations are commonly employed
to keep time constant variation to only a few percent over process and temperature variation. In
cases such as this, the baseband path difference is primarily deterministic. Adaptive equalization
of this difference is computationally inefficient, as depicted in Fig. 2.4. The main reason for this
is twofold. First, most analog path differences are infinite impulse response (IIR) in nature, while
adaptive equalization algorithms such as those in the LMS family are FIR. Secondly, even if the
path difference were FIR, the LMS-based adaptive equalizer requires two multipliers per filter tap,
as opposed to just one for a fixed FIR filter. Hence, in the finalized version of the receiver described
2i.e. the ratio between the main and alternate path effective baseband frequency responses
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Figure 2.4: Reduction of required adaptive filter FIR taps via use of IIR filter to compensate for
known path difference.
in this chapter, the known difference between the main and alternate path transfer functions is
equalized by fixed real three-multiplier IIR filters. The remaining difference between the two paths
is a complex dc gain and a small random mismatch in the baseband transfer function. This difference
is broadband in the frequency domain and by the duality principle will correspond to a small number
of taps required in the adaptive equalizer, as depicted in the lower portion of Fig. 2.4.
In this project, the normalized-LMS (NLMS) algorithm is utilized, as its convergence speed is
in general superior to that of canonical LMS [68] [69] [70]. Furthermore , the NLMS does not suffer
from the gradient noise amplification [37, pg. 320] that occurs in LMS for a large input signal.
Functionally, the NLMS algorithm differs from the canonical LMS algorithm in that the tap update
variable is normalized by the magnitude of the incoming reference signal.
2.2.3 Dc Offset in Direct Conversion Receivers
As is well-known, direct conversion receivers are susceptible to large dc offsets at baseband [10,
pg. 131] [71]. This presents an issue with regards to the adaptive filter in that if both dc offset and
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Figure 2.6: Proposed dc offset cancellation scheme showing dc offset transient waveforms.
IM3 signal are present on both main and alternate paths, the adaptive equalizer will attempt to
equalize both signals. However, because the dc offset is large and uncorrelated with the baseband
path difference at low frequencies, the optimal transfer function of the adaptive equalizer will have
a large impulse at dc in the frequency domain. Due to the duality principle, this corresponds to
a very large number of adaptive filter taps in the time domain, as depicted in Fig. 2.5, which will
consume inordinate amounts of power and degrade the performance of the equalizer.
A common solution to the dc offset issue in UMTS receivers is to use high-pass filtering at
baseband [9] [40] [61], with a cutoff frequency no greater than 10kHz [40]. In this work, high-pass
filtering at 10kHz is performed in the digital domain for both main and alternate paths to remove the
dc offset of the complete analog portion of the receiver, including the ADC. One significant problem
with high pass filtering in either domain is that when the alternate path powers on, the dc offset
of the mixer appears as a step to the alternate path high pass filter. The resultant step response
takes 3-4 HPF time constants to settle below the error floor, effectively preventing convergence of
the adaptive filter during this time. This is a problem because the cutoff frequency of the HPF is
very low. Another option is to adaptively remove dc offset as part of the equalizer algorithm [28]
[72]. However, it is shown in Appendix B that this technique effectively implements a high-pass
filter and would have the same settling time issue.
The solution utilized in this work to remove this startup transient is to retain the high-pass
filters mentioned earlier, but to also power on the alternate path and measure the dc offset in
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the digital domain in the absence of IM3 products being passed through the alternate path. This
measurement is then immediately subtracted from the incoming signal to remove the dc offset. Since
the only signals present at this time are dc offset and a small degree of noise, these operations can be
performed relatively quickly (a few µs) by a simple averaging circuit immediately prior to enabling
the full alternate path. The complete dc offset cancelling scheme is depicted in Fig. 2.6. A possible
digital dc offset trimming circuit, used in the experimental receiver architecture described in Chap.
3, is shown in Fig. 2.7. Here, the input signal average is computed over 2C samples and then
subtracted from the input signal.
2.3 Sources of Error in Alternate Feedforward Path
The alternate feedforward path of the proposed receiver architecture suffers from some of the
same error sources as do traditional receiver designs, but in often different ways and to different
degrees.
2.3.1 Linear Term Feedthrough
The first requirement of the alternate path is that it must heavily attenuate the incoming desired
signal (i.e. linear term feedthrough) with respect to the IM3 products. This is visually depicted at
point 3 of Fig. 2.3. The reason for this is that any desired signal at the reference input of the equalizer
will be treated as error by the adaptive algorithm. As the algorithm functions so as to minimize
mean squared error, it will attempt to strike a balance between eliminating the IM3 products and
desired signal, reducing small-signal gain, IM3 cancellation, or both.
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2.3.2 IM3-to-Noise Ratio (INR) and IM3-to-Error Ratio (IER)
Common metrics used to quantify the signal processing quality of a circuit block include signal-
to-noise ratio (SNR) and signal-to-noise-and-distortion ratio (SNDR). However, in the proposed
receiver architecture a principal concern is the quality of signal processing of nonlinear IM3 distortion
products. To avoid confusion between these signals and desired receiver signals, a quantity termed
INR is introduced which denotes the ratio of IM3 products to integrated noise within the desired
signal channel. Generalizing this metric to other forms of error results in a quantity denoted IM3-
to-error ratio, or IER. This latter metric is most useful in that it can be used to quantify the
performance impact of the alternate path on the main path receiver. Taking the output of the
alternate feedforward path as the output of the adaptive filter of Fig. 2.3, the adaptive equalizer
enforces the equality of the IM3 products at the outputs the main and alternate paths (2.1). Although
this equality is never perfectly achieved, any such deviation can be thought of as contributing to the
alternate path IER.
IMAIN = IALT (2.1)
After cancellation of the IM3 products, the equalizer output contains error due to thermal noise,
higher order IMD products, and several other effects. As depicted in (2.2), this error can be at-
tributed to separate sources in the main and alternate paths. In (2.2) it is assumed that this error
is uncorrelated to good approximation.
E2TOT = E
2
MAIN + E
2
ALT (2.2)
Using (2.1) and (2.2) it can be seen that the relationship of (2.3) holds.
E2TOT = E
2
MAIN
(
1 +
(
IERMAIN
IERALT
)2)
(2.3)
With the relation (2.3), the total receiver error can be input-referred using the main path small-
signal gain. This error can then be compared with the receiver specifications, which are typically also
input-referred. Since the total allowed error, main path IM3 products, and other main path error
terms are known prior to consideration of the alternate path, the required IER of the alternate path
can be determined by (2.3) for a given blocking condition. As the power of the IM3-producing blocker
signals are varied, the IER quantities of the two paths roughly track. Using (2.3) it can be seen that
this implies that the maximum total error occurs when the main path error is at its maximum. This
condition occurs under the peak, or worst-case, blocking condition. Hence, the performance of the
alternate path circuitry is specified at this point. Knowledge of the main path error and IER under
peak blocking conditions, denoted IERMAIN,PK , along with the receiver error specifications sets a
requirement on the alternate path IER under peak blocking, denoted IERALT,PK . Provided that
this requirement is met, the receiver error requirement will be met for all other blocking conditions,
as E2MAIN will decrease and
IERMAIN
IERALT
will remain roughly constant for smaller blocker levels.
34
Main Path Instantaneous Signal Vector
Alternate Path Instantaneous Signal Vector
xc
xs
a)
I
Q
xs xs
xc
d)
I
Q
xc
xs
b)
I
Q
xc
c)
I
Q
Figure 2.8: Insufficiency of complex LMS/NLMS in presence of alternate and main path signal vector
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2.3.3 Higher-Order Nonlinear Terms
The large-signal transfer functions of real-world devices may be characterized by Taylor series
with an infinite number of terms. Assuming that the Taylor series coefficients in both the main
and alternate paths are the same for all possible sets of input blocker frequencies, all higher-order
nonlinear interference terms will cancel under equalization. However, this goal is all but impossible
to guarantee in design. As the ratio of higher-order nonlinear terms to IM3 products is largest under
peak blocking conditions, it is best to guarantee that the IERPK due to these higher-order terms is
significantly greater than the total IERPK requirement in both paths. Cutting the IER performance
close in this case is a bet on the accuracy of the nonlinear device models, and is not recommended.
This requirement can be verified at the block level with a harmonic balance simulation, varying the
number of calculated harmonics in order to isolate the magnitude of higher-order terms that fall at
the same frequency as the IM3 products.
2.3.4 Quadrature Mismatch and LMS Equalization
Quadrature mismatch is typically not a major issue in meeting the sensitivity requirements of
direct-conversion receivers, as the image signal is merely the quadrature component of the desired
signal and is hence on the same order of magnitude. In the receiver presented in this work, however,
quadrature mismatch holds the same position of importance as it does in image-reject superhetero-
dyne architectures, as the interfering IM3 distortion signal is typically at least an order of magnitude
larger than the desired signal. This significance becomes evident after an examination of the complex
LMS algorithm.
The operation of the two equalizers in their canonical complex form is described by (2.4), with
bold symbols denoting column vector quantities and the italicized portions corresponding to the
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NLMS algorithm alone. The variables in (2.4) correspond to the signal variables in Fig. 1.24.
For adaptive feedforward error-corrected receivers in which the alternate path extends back past
the mixer and in which the multistage cubic term generator proposed in Section 4.2 is used, the
complex form of the LMS-based algorithm is required, as it is impossible to guarantee a fixed phase
relationship between the main and alternate paths due to the nonconstant nature of the cubic term
generator interstage frequency response.
e[n] = m[n]−wH[n]a[n]; w[n + 1] = w[n] + µ˜e[n]a[n]; µ˜ = µ‖a[n]‖2 (2.4)
When expanded into a physical hardware implementation, (2.4) takes the form of equations
(2.5)-(2.9).
µ˜ =
µ
‖aI[n]‖2 + ‖aQ[n]‖2 (2.5)
eI [n] = mI [n]−wTI [n]aI[n] + wTQ[n]aQ[n] (2.6)
eQ[n] = mQ[n]−wTQ[n]aI[n]−wTI [n]aQ[n] (2.7)
wI[n + 1] = wI[n] + µ˜[eI [n]aI[n] + eQ[n]aQ[n]] (2.8)
wQ[n + 1] = wQ[n] + µ˜[eQ[n]aI[n]− eI [n]aQ[n]] (2.9)
As can be seen from a one-tap implementation of (2.5)-(2.9), the signals in the main and alternate
paths must be related by a Givens rotation (2.10) for a solution to exist to the complex filter tap
such that complete equalization is achieved.[
mI [n]
mQ[n]
]
=
[
wI [n] −wQ[n]
wQ[n] wI [n]
][
aI [n]
aQ[n]
]
(2.10)
This is the case in Fig. 2.8a which shows a vector representation of IM3 products in the main
and alternate paths. After the complex equalizer applies the proper Givens rotation to the alternate
path signal, subtraction yields complete cancellation, as in Fig. 2.8b. However, if as in Fig. 2.8c
phase and rotational mismatch exist between the two paths, then clearly their respective signal
vectors are not related by a Givens rotation. In this case, complete cancellation cannot be achieved,
limiting the IER of the adaptive equalization. This effect is quantified in Appendix A and Fig.
2.9. It is evident that even in the absence of I/Q gain mismatch, small phase mismatches can
severely limit the performance of the adaptive equalization. Note that in Fig. 2.9, φR is equal to the
rotational mismatch between the main and alternate paths, while φM and φA are the quadrature
phase mismatches in the main and alternate paths, respectively.
2.4 Translation of Receiver Specification
Based on the high-level architectural choices and concepts presented in the previous section, it
is now possible to quantitatively approach the block level design of the alternate path. The first step
in this task is to determine the performance of the main path, namely, of IERMAIN,PK . At this
point in the chapter and in the design process, a rough idea of the main receiver path performance
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Figure 2.9: IER vs. rotational mismatch and difference in phase mismatch.
is sufficient to move forward.
2.4.1 Main Path
In order to determine the worst-case “two-tone” blocker scenario seen by the receiver circuitry,
the UMTS blocker specification [6] must be used in conjunction with the frequency response of the
duplexer shown in Fig. 2.1. From Fig. 2.10 it can be seen that for the duplexer described in [73], the
largest IM3 products occur when fTX=1.98GHz, fCW=2.05GHz, and fRX=2.12GHz. In this case,
the blocker powers are PTX = +28dBm and PCW = -30dBm at the antenna and PTX = -26dBm
and PCW = -34dBm at the LNA input. Interestingly, in this case, the worst-case blocking scenario
does not occur over the band in which the specified CW blocker is -15dBm.
According to [15], the UMTS specifications impose an analog requirement of NFANT,MAX =
9dB at the antenna. A more general definition of NF denoted “error figure” (EF) is adopted to
encompass other forms of error including distortion products. Although potentially cumbersome
at this point, the EF quantity will later help relate more well known receiver specifications to
IERALT,PK . The UMTS specification allows EF = NF+3dB under blocking conditions. In other
words, EFANT,MAX = 12dB. Given the insertion loss of the duplexer [73] LDUP = 1.8dB and that
NFANT = LDUP+NFRX , it is computed that NFRX,MAX = 7.2dB and EFRX,MAX = 10.2dB at
the LNA input.
For UMTS, the noise due to the 50Ω source resistance is kTB = -108dBm / 3.84MHz at the
LNA input. Denoting all quantities as LNA input-referred, this implies that after removing source
37
P
o w
e r
 /  
R
M
S
 
M
a g
n i
t u
d e
 ( d
B
m
/ d
B
V
)
1.7 1.8 1.9 2 2.1 2.2 2.3
-70
-60
-50
-40
-30
-20
-10
0
10
20
30
Frequency (GHz)
R
x B
and
Tx B
and
Antenna (dBm)
LNA (dBm)
Mixer (dBV)
Blocker Levels at:
Figure 2.10: Expected UMTS blocker profile at various points in the receiver.
noise, the maximum allowed receiver noise power is NRX,MAX = -101.7dBm / 3.84MHz. Assuming
that the error under worst-case blocking is dominated by thermal noise and IM3 distortion, the
error figure limit implies that the rms sum of IRX,MAX and NRX,MAX is -98.2dBm / 3.84MHz,
where IRX,MAX is the maximum allowed IM3 distortion product power. It follows that IRX,MAX
= -100.8dBm / 3.84MHz. Using these values in (2.11) yields IIP3RX,MIN = +3.4dBm.
IIP3RX,MIN =
1
2
[2PCW + PTX − IRX,MAX ] (2.11)
The problem with this requirement is that it is higher than typical attainable values for SAW-
less receivers in the absence of special enhancements (at the time of this research). For example,
typical values for IIP3MIXER range from +8 to +12dBm [33]. For the initial design in this work,
the simulated values for the LNA gain GLNA and IIP3LNA are 17dB and +6dBm, respectively.
Recalling the IIP3 relation (2.12) from [10, pg. 23] as used in [33], such design values yield IIP3RX
= -9.1dBm for IIP3MIXER=+8dBm.
IIP3RX =
(
1
IIP3LNA
+
GLNA
IIP3MIXER
)−1
(2.12)
Clearly a significant discrepancy arises and some sort of additional IIP3 enhancement is required
to meet the input-referred error specification. The proposed adaptive feedforward error-cancelling
loop is therefore added to the receiver. In order to begin a quantitative design of the alternate path,
however, it is necessary to first determine IERMAIN,PK . Using (2.11), the main path IM3 product
power (input-referred) under peak blocker conditions IMAIN,PK is equal to -75.8dBm / 3.84MHz.
Adding 2dB of margin to the NF requirements and assuming that EFRX,MAX = NFRX,MAX+2dB
(allowing 1dB margin for error due to the alternate path) the maximum error power, including 50Ω
source noise but not IM3 products, referred to the main path LNA input is EMAIN,PK = -100.8dBm.
38
Hence, IERMAIN,PK = 25dB. This number can now be used to determine a target design value for
IERALT,PK .
2.4.2 Alternate Path
From IERMAIN,PK and the allotted 1dB error margin for the alternate path enhancement,
the requirement on IERALT,PK can be determined as follows. To obtain EFRX,MAX , all error is
referred to the output of the equalizer in (2.13), where GMAIN represents the small-signal gain of
the main path.
EFRX,MAX(dB) = 10 log10
(
E2MAIN,PK + E
2
ALT,PK
G2MAINkTB
)
(2.13)
Recalling that the adaptive equalizer forces IMAIN,PK=IALT,PK , substitution yields (2.14).
EFRX,MAX(dB) = 10 log10
(
E2MAIN,PK
G2MAINkTB
)
+ 10 log10
(
1 +
IER2MAIN,PK
IER2ALT,PK
)
(2.14)
The second term in (2.14) represents the excess error figure due to the operation of the alternate
path. Given the design numbers in the previous subsection, IERALT,PK >31dB. For simplicity,
this error requirement is split equally between the cubic term generator and the remainder of the
alternate path, yielding IERCUB,PK >34dB.
2.5 Enhanced Degree of Freedom Adaptive Algorithms
In order to overcome the constraint imposed by the Givens rotation relation of canonical com-
plex LMS, an additional degree of freedom must be added to the adaptive algorithm in order to
accommodate gain and phase mismatch between the main and alternate paths. In the context of
the Givens rotation, this means that the relationship (2.10) should change to (2.15), where the
introduction of xI [n] and xQ[n] collectively constitute the additional degree of freedom.[
mI [n]
mQ[n]
]
=
[
wI [n] xI [n]
wQ[n] xQ[n]
][
aI [n]
aQ[n]
]
(2.15)
In this case the new algorithm error subtraction equations become (2.16).
eI [n] = mI [n]−wTI [n]aI[n]− xTI [n]aQ[n]
eQ[n] = mQ[n]−wTQ[n]aI[n]− xTQ[n]aQ[n] (2.16)
An equivalent solution to the I/Q mismatch problem in a complex adaptive equalizer was sug-
gested in [74][75]. Unlike in [75], however, the equalizer tap update relations are developed in this
work for LMS-based adaptive equalizers by viewing the complex LMS algorithm as a completely
real implementation and by substituting the relations (2.17) into (2.4). It is then seen that (2.16) is
satisfied and that (2.18)-(2.19) realize the tap update equations for the new algorithm.
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Figure 2.11: Hardware implementation of complex NLMS algorithm. a) Canonical. b) Proposed
architecture with enhanced degree of freedom.
e[n] =
[
eI [n]
eQ[n]
]
; a[n] =
[
aI [n]
aQ[n]
]
m[n] =
[
mI [n]
mQ[n]
]
; w[n] =
[
[wI[n] wQ[n]]
T
[xI[n] xQ[n]]
T
]
(2.17)
wI[n + 1] = wI[n] + µ˜[eI [n]aI[n]]; wQ[n + 1] = wQ[n] + µ˜[eQ[n]aI[n]] (2.18)
xI[n + 1] = xI[n] + µ˜[eI [n]aQ[n]]; xQ[n + 1] = xQ[n] + µ˜[eQ[n]aQ[n]] (2.19)
This change is efficient from a hardware perspective, as shown in Fig. 2.11. Both the original
NLMS and enhanced-degree-of-freedom NLMS equalizers have the same number of multipliers, which
dominate the power and area consumption of the digital implementation. By contrast, an equivalent
solution of placing two canonical LMS equalizers in parallel while conjugating the complex input of
one of them [76] doubles the digital hardware burden.
2.6 Criteria and Techniques for Enabling and Disabling
Feedforward Loop
In order to use the alternate path most efficiently, it must be powered on only when IM3 products
corrupt the main path signal. Detecting this condition cannot be done with the use of a simple power
detector at RF, as such a circuit cannot discriminate between single and multiple blockers. Using
a power detector at main path baseband is similarly ineffective, as it cannot discriminate between
large IM3 products and large desired signal.
A superior method of detecting a problematic blocking condition is to use a portion of the
alternate path itself, as its baseband output power is proportional to the IM3 products corrupting
the main path signal. For example, the RF front end portion of the alternate path can be powered
on in the event that a problematic blocking condition is possible and its baseband output monitored
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Figure 2.12: Proposed procedure for determining a turn-on condition for the linearity enhancement.
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Figure 2.13: Proposed procedure for determining a turn-off condition for the linearity enhancement.
by a simple power detector circuit. Once a given IM3 power threshold is exceeded, the rest of the
alternate path is then enabled to perform IM3 cancellation.
The alternate path front end enable condition can be flagged by an additional power detection
circuit, such as an RSSI, at RF when the total blocker power exceeds a certain threshold or, as in
UMTS or another FDD communications standard, when the TX output power is known to exceed
a certain threshold. Use of the former procedure is depicted in Fig. 2.12 in which the output of the
RSSI is connected to a threshold detection circuit which triggers the turn-on of the analog portion
of the alternate path. The output of the analog portion of the alternate path is in turn rectified
and its rms power detected. Once this power exceeds a given threshhold, the digital portion of the
alternate path is enabled.
Based on measured results in the exemplary receiver described in Chap. 3, IM3 products large
enough to corrupt the desired signal may arise when the TX output power is greater than +10dBm.
According to [77], in UMTS this condition occurs 30% of the time in a cell with radius of 1km and 20
users. Thus, the time-averaged power consumption of the RF front end portion of the alternate path
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would be reduced by this amount under these conditions. The time-averaged power consumption of
the rest of the alternate path would be negligible, as its operation depends on the rare event when
another blocker appears with the proper incident power and frequency so as to cause IM3 products.
In any detection procedure such as this, the possibility of a false alarm and its effects on the
system must be considered. If this were to occur with the system described in this paper, both
main and alternate path inputs to the adaptive equalizer would consist of uncorrelated noise-like
signals. Since there is no significant correlated data in the main and alternate paths, the equalizer
taps will not converge but will exhibit a small variation around the zero value. This noisy signal
then multiplies the thermal noise in the alternate path. Since both signals are small, the resultant
noise signal added to the main path is very small, resulting in a negligible increase in the receiver
noise figure.
Powering off the alternate path can be done with a modified SNR detection procedure within
the adaptive equalizer. The IM3 content of the main path can be easily estimated by considering
the total summed signal power at the output of the equalizer taps. Comparing this quantity to the
total power of the equalizer output yields an estimate of the desired signal to IM3 product ratio.
When this ratio is high enough, the baseband portion of the alternate path can be turned off. This
scheme is depicted in Fig. 2.13. Because this SNR estimate can fluctuate under fading conditions, a
minimum on-time can be instituted for the alternate path baseband circuitry such that it does not
toggle on and off repeatedly within a single blocking incident.
2.6.1 Behavior of System in Fading Environment
The adaptive equalizer in the architecture presented herein exists mainly to compensate for
unknown circuit mismatches and the effective rotational phase difference between the main and
alternate paths. However, the adaptive equalizer may also need to track slightly to compensate
for changing blocker characteristics as a result of fading. Considering that most IM3-producing
blockers for UMTS are clustered around 2GHz, and assuming that the maximum speed of the
mobile terminal is 250km/h, the minimum coherence time of the blockers is about 400µs [78, pp.
34-40]. The adaptive equalizer needs to be able to converge faster than this amount in order to
properly track the changing IM3 products, a requirement that is not difficult to meet.
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Chapter 3
Implementation and Testing of
Experimental Linearized RF
Receiver1
3.1 Receiver Architecture
Based on the concepts described in Chapter 2, a radio receiver capable of meeting the UMTS
sensitivity requirements under Region 1 specification worst-case blocking was built and tested. A
block diagram of this system is shown in Fig. 3.1. The RF front end is implemented in 0.13µm
RF CMOS and is mounted on a gold-plated high-frequency laminate substrate to which RF and
baseband connections are made. The laminate substrate is in turn mounted on PCB which contains
the baseband circuitry of the main and alternate paths, which is composed of low-power commercially
available discrete components. The on-board ADCs interface via a bidirectional parallel connection,
depicted in Fig. 3.2 to an FPGA platform which conducts the digital signal processing operations
of the receiver in real-time. Aside from the bandgap circuitry which utilizes a 2.7V supply voltage
(drawing 2.5mA), the remainder of the chip operates under a 1.2V supply voltage. The chip is fully
ESD protected.
Although it is possible to perform the equalization in analog circuitry, shifting as much of the sig-
nal processing to the digital domain affords several advantages. For example, the behavior of digital
circuitry is relatively insensitive to process variations, the continued scaling of CMOS processes has
rendered baseband digital blocks power-competitive compared to equivalent analog blocks [71], and
digital circuits facilitate the implementation of reconfigurable multimode receivers [79]. Implement-
ing the baseband components off-chip has negligible impact on this experiment, as the integrated
front end typically dominates the performance of the RF receiver. In an actual implementation,
the receiver main path would also include VGA functionality. The experimental receiver described
herein is for proof-of-concept only and represents the case when the receiver is attempting to decode
1Portions of this material have been previously published in [57],[58],[1], [59], and [2].
Some materials published in IEEE publications and copyright is owned by IEEE.
Some materials published in John Wiley & Sons, Inc. publications and copyright is owned by
John Wiley & Sons, Inc.
Some materials published in Cambridge University Press publications and copyright is owned by
Cambridge University Press and the European Microwave Association. Reprinted with permission.
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Figure 3.1: Experimental UMTS receiver architecture.
a signal near sensitivity. Were a VGA present in the main path, and were its gain to be changed
during alternate path operation, the adaptive nature of the alternate path would allow the equalizer
to quickly track the change and maintain IM3 cancellation.
The measurements performed on the receiver with a full equivalent UMTS downlink signal are
postprocessed in MATLAB to obtain the DPCH sensitivity results. In the MATLAB code, rate
change, synchronizing, derotation, despreading and decoding are performed to recover the original
bit stream from the physical receiver output.
3.2 Circuit Block Implementations
3.2.1 Main Path Circuit Design
3.2.1.1 LNA and Balun
Reflecting a typical choice for narrowband receivers, the integrated front end employs an induc-
tively degenerated cascode LNA. As the duplexer [73] has a single ended output, the LNA must have
a single ended input. However, as the SAW filter to be removed for this design previously handled
the single-ended to differential conversion between the LNA and mixer, provisions for performing
this task must now be made on chip. An area-efficient method of accomplishing this goal is to place
a secondary inductor winding inside of the LNA load inductor, creating a transformer balun. The
secondary coil should be designed to have a maximum number of turns to improve voltage gain.
Although this makes the Q of the secondary relatively poor, this has little effect on the Q of the
LNA tuned load, as the load impedance seen by the secondary coil is high, and as a result power is
not lost to it. The LNA and balun designs are depicted in Fig. 3.3.
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Figure 3.3: Implementation of main path LNA and balun. a) Schematic depiction. b) Balun 3-D
CAD representation.
3.2.1.2 Mixer and LO Buffer
As the system proposed in this paper only equalizes IM3 products, the mixer utilizes a folded
high-IIP2 mixer in order to obviate any IM2 equalization [41]. The schematic of this mixer as
implemented is shown in Fig. 3.4. The common-mode feedback (CMFB) OTA is expanded in Fig.
3.5. In order to drive the large gate capacitances of the mixer switching pair, an actively loaded
Cherry-Hooper LO buffer is utilized. The schematic of this block, shown in Fig. 3.6, reflects some
biasing and neutralization modifications to the circuit shown in [21], permitting it to function under
the low voltage supply headroom. Separate divide-by-two circuits are included immediately adjacent
to the LO buffers in order to avoid problems associated with on-chip RF-LO coupling [11].
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Figure 3.5: Mixer common-mode feedback circuit.
3.2.1.3 Analog and Digital Baseband Circuitry
The required order of the analog postfilter is obtained by considering the worst-case frequency
translation to baseband of the blocker profile depicted in Fig. 2.10 after the LNA transfer function is
added to the profile. It was found that for an ADC sampling rate of 50MHz, a 3rd-order Chebyshev
filter in the analog domain was sufficient to attenuate downconverted out-of-band blocker signals to
levels negligible with respect to the thermal noise floor. This filter was partially implemented on
PCB with a nominal passband edge frequency of 2.3MHz and nominal amplitude and group delay
ripples of 0.5dB and 82ns, respectively. Due to the integration of the analog postfilter with discrete
components on PCB substrate, the actual amplitude and group delay ripple values are somewhat
worse than these numbers. Nevertheless, these parameters to not constrain the effectiveness of the
adaptive equalization. The analog postfilter does not produce attenuation within the desired signal
channel due to the location of its passband edge frequency. Rather, close-in adjacent channel filtering
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is provided in the digital domain by a 25-tap root-raised cosine FIR filter running at 16.66MHz. The
third-order Chebyshev filter is formed by the combination of the real pole at the output of the mixer
and the 2nd-order biquad filter shown in Fig. 3.7, the latter of which is composed of discrete
components.
The analog postfilter also includes an additional gain and buffering stage, shown in Fig. 3.8,
that drives the ADC which utilizes an 8-bit pipelined architecture running at 50MHz. The ADC
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Figure 3.8: Main path gain and buffering stage prior to ADC.
sampling rates were chosen to be not equal to a multiple of the UMTS chip rate in order to fa-
cilitate testing with the particular FPGA platform used. However, as the baseband digital signal
is oversampled, this choice does not compromise the integrity of the experiments presented herein.
Coarse dc offset adjustments prior to the digital HPFs are also implemented to avoid saturating the
baseband circuitry.
3.2.2 Alternate Path Circuit Design
The design of the alternate path in this experiment is consistent with the objectives described
in Sections 2.3 and 2.4.2. The architecture and design implications of the cubic term generator are
significant topics and are discussed fully in Chap. 4. The cubic term generator schematic is shown
in Fig. 3.9 and is characterized by its multistage architecture in which third-order IMD products
are generated by cascading a squaring, gain, and a final multiplication using a Gilbert cell. One
pertinent implication of this multistage architecture is the phase response introduced by the delay
of the interstage circuitry, shown in Fig. 3.10. Due to this large phase shift, a complex adaptive
equalizer must be used in order to properly cancel IMD products in the main path even in the
absence of test setup-induced phase differences. The mixer schematic is shown in Fig. 3.11. It is the
same as that in Fig. 3.4 but without the IIP2-enhancing tuning inductor and with the tail current
source split between the two differential halves of the circuit. The LO buffers need here be only
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Figure 3.10: Simulated phase response of cubic term generator interstage phase response.
simple resistively loaded differential pairs, as shown in Fig. 3.12, due to the relatively small switching
pair capacitance of the mixer. The active analog die circuitry of the alternate path consumes 6.7mA
of current from the 1.2V supply and only 0.2mm2 of die area, making it suitable for monolithic
integration.
The outputs of the mixers are buffered by positive-feedback gain amplifiers with first-order fil-
tering composed of discrete components on PCB, as shown in Fig. 3.13. These buffers drive the
quadrature ADCs directly. As in the main path, 8-bit pipelined ADCs are used, but sample at
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16.66MHz. The alternate path baseband circuitry on the PCB, including the postfilters and ADCs,
consumes less than 7.6mA under a 2.7V supply voltage. Also in the alternate path digital domain
exists an IIR fixed equalization filter which accounts for most of the known LTI path mismatch
between the main and alternate path. It is posited that calibration of this digital IIR filter is unnec-
essary, as the use of automatic calibration in the analog baseband postfilter to maintain a relatively
constant frequency response over PVT variation is common practice in cellular receivers [9] [40] [61].
The implemented version of the adaptive equalizer is shown in Fig. 2.11b. Two doubly complex
filter taps were used to adjust for perturbations in the baseband group delay over variations in LO
frequency, although in practice the baseband group delays will also vary with temperature. The
division associated with the NLMS algorithm is log2-quantized here, allowing the use of a simple
barrel shifter as a divider [80].
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3.3 Alternate Path Postfilter Specification Requirements
As in the main path, the objective of the alternate path baseband postfiltering is to attenuate
unwanted out-of-band signals to below the noise floor prior to aliasing at the continuous-time to
discrete-time conversion. However, the typical approach to specify the main path postfilter must
be modified to suit the alternate path for two reasons. First, the out-of-band signals are quantities
derived, not taken directly, from the blocker profile in Fig. 2.10. That is, for each set of TX
and RX LO frequencies {fTX , fRX} there exist two CW blockers at frequencies {fCW } that cause
IM3 products at the set of frequencies {fRX , fTX , fCW , fO}. Hence an additional step is required
to compute the unwanted IM3 product magnitudes at these frequencies prior to downconversion.
Extra care must be taken to perform downconversion, aliasing, and integration of error within the
signal channel for each set {fRX , fTX , fCW } due to the fact that some undesired out-of-band IM3
products arising from different subsets of {fTX , fCW } will land at the same frequency, causing an
overestimate of the error within the signal channel if the subsets are not evaluated separately.
Secondly, the error floor requirement of the alternate path is defined with respect to IALT,PK .
Hence, the new postfilter derivation procedure must also relate aliased out-of-band error to this
quantity. Ideally, this filter requirement would be cast in terms of the previously defined term
IERALT,PK . However, this assumes that error due to this effect is highest under peak blocking
conditions, which occur for a specific set of blocker frequencies. While this is true for most error
sources, error terms in this case depend on the relationship between blocker frequencies, RX LO
frequency, and the ADC sampling rate. Hence, the worst case aliasing error E2ALTPF,MAX may
occur under conditions other than peak blocking and IERALT,PK may underestimate peak error.
Nevertheless, it is useful to relate the error due to this effect to EMAIN,PK through IALT,PK in
order to leverage the analysis in (2.13)-(2.14). This can be done by placing the bound (3.1) on the
receiver error figure.
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(
E2MAIN + E
2
ALT
kTB
)
≤ 10 log10
(
E2MAIN,PK + E
2
CUB,PK + E
2
ALTPF,MAX
kTB
)
(3.1)
Denoting a new quantity IPKERALTPF,MIN =
IALT,PK
EALTPF,MAX
and noting that IMAIN,PK =
IALT,PK at the adaptive equalizer subtraction node, the same substitution that was used to ob-
tain (2.14) can be used to obtain the following bound:
EFRX < 10 log10
(
E2MAIN,PK
kTB
)
≤ 10 log10
(
1 +
IER2MAIN,PK
IER2CUB,PK
+
IER2MAIN,PK
IPKER2ALTPF,MIN
)
(3.2)
Using the conditions described in Section 2.4.2, this implies IPKERALTPF,MIN > 34dB. Whether
or not a postfilter meets this requirement can be determined with a nested sweep on {fRX , fTX , fCW }.
It can be shown for the proposed cubic term generator in Fig. 3.9 that the IM3 product magni-
tudes at {fRX , fTX , fCW }, and {fO} when fCW > fTX are proportional to P 2CWPTX , P 2CWPTX ,
PCWP
2
TX , and PCWP
2
TX , respectively.
The following steps are performed for each nested sweep iteration and are depicted in Fig. 3.14:
1. For each set {fRX , fTX , fCW } the blocker profile in Fig. 2.10 is accessed to determine PCW ,
PTX .
2. The IM3 product rms magnitudes at {fRX , fTX , fCW , fO} are computed as described above.
3. The frequency domain spectrum in this case is downconverted to baseband by {fRX} and the
proposed postfilter model is applied.
4. The baseband frequency domain spectrum is aliased by the discrete-time nature of the ADC
sampling at FS . The energy falling within the RX channel bandwidth is integrated and is
used to divide IPK,ALT . This quantity is then compared to a running minimum and if less the
running minimum is updated.
The result of this procedure is IPKERALTPF,MIN . For this project, FS,ADC=16.66MHz was
chosen to allow the use of a power-efficient commercially available ADC. In this case, if the only
postfiltering present were a mixer real pole with f−3dB = 1.5MHz, then IPKERALTPF,MIN =
27.18dB. Adding another first-order pole with f−3dB = 8MHz yields IPKERALTPF,MIN = 46.21dB,
which meets the requirements of this design with 12dB of margin. In the event that a higher
sampling rate can be used, such as 50MHz, if the only postfiltering present were a mixer pole with
f−3dB = 1.5MHz, then IPKERALTPF,MIN = 37.43dB. In this case, the required postfiltering is even
simpler, constituting a minimal burden to power, area, and system complexity. To visually depict
the worst-case undesired IM3 products relative to IPK,ALT , the procedure described above may be
terminated at Step 3, the result divided by IPK,ALT , and a maximum operator instituted at each
frequency bin, resulting in Fig. 3.15.
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3.4 Experimental Setup
The complete assembled receiver up to the interface to the FPGA is shown in Fig. 3.16.
Calibration is performed up to the leftmost vertical SMA connector which is coupled via 50Ω line
to the external matching network at the LNA input. A close-up of the center of the gold-plated
Rogers board is shown in Fig. 3.17 with a mounted and wirebonded chip. Immediately below the
chip is the passive input matching network, including a Coilcraft 0603CS chip inductor and a ATC
100A series shunt capacitor. The die photo of this chip is shown in Fig. 3.18. A picture of the
experimental setup is shown in Fig. 3.19 with the setup schematic shown in Fig. 3.20. In Fig. 3.20
the three input signal sources are seen added together with a Krytar Model 7020265 4-way power
divider with the fourth input terminated with a passive 50Ω load.
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Figure 3.16: Experimental implementation of proposed receiver.
Figure 3.17: Zoomed-in view of bonded chip mounted on gold-plated Rogers board.
The output of the pattern generator supplying the TX leakage model signal is filtered by two
Panasonic EFCH1950TCD1 SAW filters in series in order to attenuate the signal generator phase
noise at the RX LO frequency. In the case where the signal generator is denoted by two names, the
second of the two names denotes the instrument used specifically for the UMTS sensitivity test. The
output of the power divider is coupled to a HP 8563E spectrum analyzer via a Krytar model 1851
directional coupler. The spectrum analyzer is used to verify that the proper signal characteristics are
present at the receiver input at any given time. The directional coupler is connected to the receiver
RF input via a Mini-circuits ZFBT-6GW bias tee. Calibration of the input network is performed by
recording key signal power levels at the output of the cable leading from the bias tee to the receiver
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Figure 3.18: RF front end die photo.
Figure 3.19: Experimental test setup picture.
SMA input with a HP 8487A power sensor and an E4418B Agilent power meter. The receiver noise
figure test is performed using the Y-factor method with an HP 346C noise source connected to the
input of the bias tee. In this case, the loss of the bias tee is measured and calibrated out of the noise
figure and receiver gain measurement.
The 2x LO signal is applied via the use of a Mini-circuits ZFSC-2-10G signal splitter and two
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Krytar 4010180 180◦ hybrid couplers. It is important to note that this setup, along with the cabling,
introduces a considerable frequency-dependent phase mismatch between the main and alternate path
LO signals that must be compensated for by the digital adaptive IM3 cancellation algorithm. The
1.2V/2.7V power supplies are applied directly to the chip and PCB discrete components. The ADC
digital power supply is provided by the FPGA board via the bidirectional interface. This ensures
that the ADC digital output logic levels are at the appropriate voltages to trigger the FPGA and
vice versa.
3.5 Experimental Results
3.5.1 Receiver IIP3 Measurement Results
Fig. 3.21 shows the concept behind the modified two-tone IIP3 test used to evaluate the proposed
receiver. The goal is to reproduce the TX leakage and CW blocker signals at the LNA input at several
power levels (including the worst-case specified), at all 12 UMTS RX frequencies and to measure the
output across the RX channel in each instance. The TX signal is a QPSK-modulated pseudorandom
bit sequence at 3.84MSPS that is upsampled, passed through the UMTS-specified channel filter,
and upconverted to 1.98GHz. The CW power is fixed at 8dB less than that of the TX. As this
test is designed to predict the sensitivity of the receiver for UMTS communication, the RX signal
power is set to zero when measuring the receiver output error. This methodology represents a valid
proxy for predicting the receiver sensitivity because the total required RX signal level (including
pilot channel, etc.) at sensitivity is below the system thermal noise floor. The receiver output error
is input-referred by running the modified two-tone IIP3 test along with -90dBm and -97dBm CW
RX signal models in order to determine small-signal gain under blocking and blocking+correction
conditions, respectively. This is necessary because the receiver small-signal gain will change due
to the total blocker input edging closer to the out-of-band 1-dB desensitization level. These CW
RX signal models are swept across the RX band and the measured small-signal gain across all of
the frequency points is rms-averaged in order to capture any frequency dependence in the effective
baseband transfer function.
The resultant steady-state input-referred error over swept TX leakage power is shown in Fig.
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Figure 3.21: Modified two-tone test concept.
-32 -31 -30 -29 -28 -27 -26-32 -31 -30 -29 -28 -27 -26I n
p u
t - R
e f
e r
r e
d  
E
r r
o r
 P
o w
e r
 ( d
B
m
)
-110
-105
-100
-95
-90
-85
-80
-75
-110
-105
-100
-95
-90
-85
-80
-75
-25-25
Uncorrected Error
Corrected Error
Corrected Error - IM3 Products Only
Receiver Thermal Noise under Blocking+Correction
Figure 3.22: Measured results of modified two-tone test. a) For proposed enhanced complex NLMS
architecture. b) For canonical complex NLMS architecture.
3.22a. Note that all plots shown and numbers reported depict the I/Q receiver channel with worst-
case performance under worst-case specified blocking. The total input-referred error accounts for
gain loss, thermal noise, and all IMD products. Removing the effects of main path thermal noise
and IM2 products yields a lumped input-referred error quantity consisting of all other error sources.
From this quantity, which is treated as residual IM3 error, a slope-of-3 line is extrapolated from the
worst-case input blocker power to obtain an effective IIP3 metric. Other measurement results show
that the measured IIP3 performance is limited by higher-order distortion products in the main path.
Note that 50Ω kTB noise is removed from these plots and that the maximum total input-referred
error in this regard, computed in Section 2.4 (-98.2dBm) under the worst-case scenario of -26dBm
TX leakage input power, is met with 3dB of margin when correction is applied. The contribution
of the baseband circuitry to the uncorrected out-of-band IIP3 has been measured and found to be
negligible.
In Fig. 3.22b are the results of this same test using the NLMS algorithm without the enhanced
degree of freedom. A phase mismatch of about 3◦ in the main path along with mismatch in the base-
band frequency responses are responsible for the higher input-referred IM3 products. This confirms
experimentally that this algorithm enhancement produces a noticeable performance improvement
even for the moderate correction ratios required for this design.
Although the case in which the CW blocker frequency is less than the TX frequency does not
require alternate path equalization for this duplexer referenced for this study, the CW blocker power
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Figure 3.23: Measured results of modified two-tone test in which IM3 products contain squared TX
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Figure 3.25: Measured results of modified two-tone test for -25dBm TX leakage, -33dBm CW blocker
swept over LO frequency, input-referred error vs. fLO.
was exaggerated far above specification in order to show that this case is covered by the proposed
architecture as well. As described more fully in Chapter 4, this case generates an IM3 product in
the main path consisting of a frequency-translated version of the squared modulated TX leakage.
It is worthwhile to measure these results, as this condition is subject to an additional error term in
the alternate path stemming from the fact that the “squared” TX leakage in this path is now TX
leakage multiplied by a delayed version of itself. The results of this test are shown in Fig. 3.23 and
show similar correction ratios to those seen in Fig. 3.22a.
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Figure 3.27: Digital spectrum analyzer measurement of power spectral density with and without
correction.
The results of the experiment in Fig. 3.22a repeated across the UMTS RX band are shown in
Fig. 3.24. The TX frequency is kept at 1.98GHz and the CW frequency adjusted such that the IM3
products fall within the RX channel around the LO frequency. This experiment is also performed
for the case in which the adaptive equalizer is the canonical NLMS algorithm. It can be seen in
Fig. 3.25 that the achieved IM3 cancellation varies greatly as a function of LO frequency and that
the performance at about 2.16GHz is far worse than at 2.12GHz, where the results from Fig. 3.22b
are obtained. This is due to the fact that the rotational mismatch φR varies as a function of LO
frequency due to the fixed time delays through the LO cabling assembly. Convergence behavior of
the proposed adaptive equalizer is shown in Fig. 3.26 for the case where fLO = 2.1225GHz and
the IM3 products land directly on the RX channel. It is seen that if dc offset correction is not
applied prior to the enabling of the alternate path digital back end, the effective convergence time
is dramatically extended, as expected. The frequency-domain measurement of the digital receiver
output in the presence of a moderately large tonal desired signal is shown in Fig. 3.27 both with
and without correction.
3.5.2 Receiver Sensitivity Measurement Results
Although the IIP3 test provides insight as to how nonlinear terms contribute to the input-referred
error of the receiver, the actual performance specification that must be met is that of the sensitivity
test. In this work, such a test is performed using a specification-equivalent UMTS 12.2kbps downlink
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Figure 3.28: Measured receiver DPCH despread SNR and BER under sensitivity, sensitivity / block-
ing / correction and sensitivity / blocking / no correction, respectively.
reference measurement channel [6] with both I and Q channels active, and the results comparable
to those in [9]. The theoretical relation (3.3) described in [9] relates the receiver sensitivity to noise
figure, where S represents the receiver sensitivity in dBm and NF the receiver noise figure in dB.
SNRDespread = S − (10 log10(kTB) + 30)−NF +G− IL (3.3)
This relation also holds for the error figure quantity introduced earlier in this chapter. In this test,
the UMTS spreading gain G=21.1dB and the back end implementation loss IL is approximately 0dB.
With LDUP=1.8dB the receiver must achieve BER=10
−3 for DPCH EC=-118.8dBm under typical
conditions and DPCH EC=-115.8dBm under blocking. The results of the test for fLO=2.1225GHz
are shown in Fig. 3.28. The fact that BER=10−3 occurs with despread SNR≈1dB indicates that the
MATLAB postprocessing of the physical receiver output was done correctly [9]. Each point in Fig.
3.28 represents the average of 4.88 × 105 bits (2000 data frames), which is sufficient to accurately
resolve BER down to 10−4 [81]. The baseline sensitivity is -121.9dBm, 0.5dB greater than predicted
by noise figure, with the discrepancy accounted for by unfiltered noise at frequencies greater than
1.92MHz. The sensitivity of the receiver under worst-case blocking and correction is -119.5dBm,
0.9dB greater than predicted by total input-referred error, with 0.6dB of this difference accounted
for by noise at frequencies greater than 1.92MHz. This shows that the aforementioned effective IIP3
test is an accurate predictor of the actual sensitivity performance. Without correction, sensitivity
significantly exceeds specification at -98.8dBm under worst-case blocking.
3.5.3 Alternate Path Measurement Results
The INR performance of the alternate path is measured and shown in Fig. 3.29. Performance
under worst-case specified blocking conditions at fLO=2.1225GHz is 31dB. Additional measurements
suggest that higher order distortion products lower IER from INR by less than 1dB. Alternate path
linear term feedthrough is also measured and referred to the main path input. The attenuation
referred to the main path input is found to be greater than 46dB over all LO frequencies, indicating
that the effect of these terms in the equalization process is negligible.
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Figure 3.29: Measured INR performance of alternate path.
Parameter Measured at fLO=2.1225GHz Result
Active Analog Die Area 1.6mm x 1.5mm
Active Analog Die Alternate Path Area 0.5mm x 0.4mm
Analog Die Technology Node 130nm RF CMOS
Analog Die Supply Voltage 1.2V / 2.7V
Estimated Alternate Path Digital Die Area 0.42mm x 0.42mm
Digital Die Technology Node 90nm Bulk CMOS
Digital Die Supply Voltage 1.0V
Analog Die LNA + Main Path Current 28mA (1.2V)
Analog Die Alternate Path Current 6.7mA (1.2V)
Estimated Digital Alternate Path Current 5.6mA (1.0V)
Analog Die LNA + Main Path Dc Gain 30.5dB
Complete Main Path System Dc Gain to ADC Input 70.2dB
Input Return Loss (S11) 2.11 GHz-2.17 GHz <-13dB
IIP2@1.98 GHz +58dBm
Uncorrected IIP3 @ 1.98 GHz/2.05125 GHz -7.1dBm
Effective IIP3 @ 1.98 GHz/2.05125 GHz +5.3dBm
Out-of-band 1-dB desensitization point@1.98GHz -19dBm
Analog Die LNA + Main Path NF 5.0dB
Complete LNA + Main Path System NF 5.5dB
Baseline DPCH Sensitivity -121.9dBm
DPCH Sensitivity Under Blocking/Correction Off -98.8dBm
DPCH Sensitivity Under Blocking/Correction On -119.5dBm
Baseband Signal Measurement Bandwidth 10kHz-1.92MHz
Table 3.1: Receiver performance summary.
3.5.4 Additional Measurement Results
The performance summary for the system and front end is shown in Table 3.1. The power
consumption estimate of the alternate path digital back end circuitry was obtained from switching
statistics of a gate-level Verilog simulation referencing a 90nm CMOS process standard cell library.
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Chapter 4
Multistage Cubic Term Generators
for RF Receivers1
4.1 Prior Art in Cubic Term Generators
Cubic term generators have been extensively used in the past for the predistortion of nonlinear
wireline, radio, and laser power amplifiers. Many early predistortion circuits utilized the nonlinear
impedance characteristic of back-to-back diodes [83] [84] [85], while an active implementation of such
a circuit with higher cubing gain using BJT devices was reported in [86]. Such architectures were
not considered for the receiver in Chapter 3 as they are not easily implemented in CMOS processes.
CMOS cubic term generators have also been presented that utilize the third order Taylor series
coefficients of the MOSFET [87] [88] [89]. However, as the MOSFET is a square-law device the
third-order Taylor series coefficient is relatively weak. Furthermore, the cubing operation heavily
attenuates the IM3 output signal with respect to the noise of the IM3-producing devices. As will be
discussed in Section 4.3 the noise of the cubic term generator is of prime importance in the receiver
of Chap. 3 and renders the use of these architectures unattractive in such an application, though
they may represent competitive design options when noise is not an issue.
Cubic term generators that realize polynomial function generation by using a cascade of multiplier
operations represent a superior approach to cubic term generator design in this regard. Predistor-
tion circuits using cascaded Gilbert cell multipliers have been implemented with discrete components
[90], and in BiCMOS [91] and CMOS [92] processes. The authors of [93] propose the use of multi-
pliers modified from [94] that are based on a sum-and-difference squaring technique which utilizes
the square-law dependence of the MOS transconductance, but have not reported on a complete
predistortion circuit to the knowledge of the authors of this dissertation. Architectures of this class
potentially reap a noise benefit relative to those using explicit third-order nonlinearities, as the ini-
tial nonlinear products are only attenuated with respect to the noise of the nonlinear devices as the
square of the input signal, not the cube.
1Portions of this material have been previously published in [82] and copyright is owned by IEEE.
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Figure 4.1: Schematic of cubic term generator used in Chapter 3.
4.2 Proposed Cubic Term Generator
The cubic term generator shown in Fig. 4.1 was implemented for the receiver in Chap. 3 and will
be the focus of this chapter. Like [90]-[92] it utilizes multiple nonlinear operations to generate third-
order distortion and hence much of the analysis in this chapter applies to these architectures as well.
The first nonlinear operation in this case is performed by the simple MOS squaring transconductor
in the lower-left hand corner of the schematic. This choice is made in order to avoid the generation
of higher-order intermodulation products associated with the nonlinearity of the Gilbert cell current
commutating devices. It also represents a simpler approach than that described in [94], using fewer
noise-producing transistors (2 vs. 12).
As the MOS squaring circuit produces a single-ended output, it must be followed by an active
balun to recast the signal differentially. One potential issue with this scheme is that the squar-
ing circuit directly passes common-mode signal. If the balun negative terminal were grounded, the
common-mode signal would be recast differentially as well and would propagate through the remain-
der of the circuit. In order to provide some measure of common-mode rejection, a dummy squaring
circuit is added to the negative terminal of the balun. With the gate terminals of the dummy squar-
ing circuit tied together, this circuit only passes common-mode signal. Hence, the common-mode
signal is rejected by the CMRR of the balun and subsequent gain circuits. The use of a balun does
not constitute an extra burden on the circuit as it also functions as a gain stage to suppress the
effective noise contributions of subsequent circuitry.
The final multiplication of the cubic term generator is performed by a Gilbert cell multiplier. In
this case, the nonlinearity of the current commutating devices can be improved at the expense of
gain by increasing the multiplying device overdrive voltages or by attenuating the RF signal at this
point via capacitive division. The lost gain can then be made up earlier in the circuit. The circuit
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as implemented in Fig. 4.1 is somewhat power-inefficient due to the voltage output at RF. This was
done for testing purposes, but in a commercial implementation the IM3 reference signal would be
passed to a mixer switching pair in the current domain.
4.3 Requirements of Cubic Term Generators for RF Receivers
The requirements discussed in [83]-[92] are notable in that noise is not considered as a relevant
design parameter. This is because the large signals processed by the predistorter are in fact desired
signals and are well above the noise floor. This is not the case in the system presented in Chapter
3 in which the IM3 producing signals are undesired and the desired signal is buried underneath
IM3 products over an order of magnitude greater. In this case, any noise present in the cubic term
generator, even if it is an order of magnitude less than the IM3 products, can add significantly to the
noise floor of the receiver when the alternate path is enabled. Likewise, higher-order distortion terms
should be taken into account. Although they are typically much smaller than the IM3 products,
they may still render the performance of the enhanced receiver inadequate to meet specification.
Linear term feedthrough of desired signal must also be suppressed, as desired signal at the reference
input of the equalizer will be treated as error by the adaptive algorithm. As the algorithm functions
so as to minimize mean squared error, it will attempt to strike a balance between eliminating the
IM3 products and desired signal, reducing small-signal gain, IM3 cancellation, or both.
The relationship between signal and noise is typically quantified using an SNR metric. Since IM3
products are not desired signal, however, we denote the ratio of these terms to the noise integrated
across the desired signal channel as INR. Generalizing this metric to other forms of error, including
noise and other distortion terms, results in a quantity termed IER. Quantifying the performance
impact of the alternate path on the complete receiver is easily done using these metrics, as shown
previously in Section 2.3.
4.4 Usefulness and Sufficiency of Internal Bandwidth
Limitations in Reconstructing IM3 Products
It was mentioned in Section 4.1 that cubic term generator architectures made of multiple nonlin-
ear operations represent a potential noise advantage over circuits which generate IM3 products using
a single cubic nonlinearity due to the fact that the initial nonlinear products are only attenuated
with respect to the noise floor as the square of the input signal rather than the cube. The reason
for this is that the noise contributions of subsequent multiplier circuits can be made negligible by
adding gain immediately after the initial squaring, as depicted in Fig. 4.2.
Adding significant amounts of gain in between nonlinear operations can be problematic if all IM2
products after the initial squaring were required to be faithfully retained. For example, most of the
relevant blockers in UMTS are clustered around 2GHz, as shown in Chap. 3, and broadband circuitry
operating up to 4GHz is required to retain all second-order distortion products. Fortunately, this
is not the case. Figure 4.3 depicts the response of a multistage 3rd-order distortion generator with
different interstage filtering schemes, using a two-tone test to represent a more arbitrary modulated
signal. It can be seen in the second column that if the high-frequency second-order distortion
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Figure 4.2: Implementation of gain between nonlinear operations in multistage cubic term generator.
products are removed prior to the final multiplication, the relationships between the resultant third-
order IMD products are the same as if the high-frequency second-order distortion products were still
present. In order to remove these higher-frequency terms without adding memory in the form of an
interstage filter, previous polynomial predistorters generated only the low-frequency second-order
IMD products by using polyphase splitters [91] and separate I and Q squaring circuits [92] for the
initial nonlinear operation.
In the receiver of Chap. 3, it is difficult to separate the I and Q terms of a broadband set
of blockers from the incoming RF signal in order to utilize separate I and Q squaring circuits.
However, using an interstage filter does not cause significant problems in the way of memory effects
due to the fact that the double-sided bandwidth of the QPSK blocker is only about 4MHz while
the high-frequency second-order harmonics lie at 4GHz. In this case, the frequency response can be
made roughly constant at low frequencies with a cutoff pole still low enough to effect substantial
attenuation at high frequencies. Although the filtered high-frequency second-order harmonics may
still be significant enough to contribute a small amount of signal energy to the final IM3 products,
the narrowband approximation will hold, and the effects of a nonconstant frequency response on
these terms prior to the final multiplication will be negligible.
It also turns out that unlike in transmit predistortion circuits, retaining the IM2 products that fall
around dc is not required once higher-frequency IM2 products and harmonics are strongly attenuated.
This is because in the receiver, the precise relation of all of the third-order distortion components
is unimportant; the only requirement is that the proper IM3 products occur around fLO. This
difference is depicted in the third column of Fig. 4.3. In the second column, all of the third-order
distortion products have the proper relative amplitude and can be used to cancel all of the terms
arising from third-order nonlinearities in a predistortion scheme. In the third column, the inner
and outer IM3 products no longer have the proper relationship to allow concurrent cancellation of
all terms. Although such a reference signal could function in order to cancel only the outer IM3
products in a predistorter two-tone proxy linearity test, for a practical modulated signal all of the
third-order products are important and an improper relation between the terms would manifest
itself negatively in ACPR and EVM tests.
Therefore, only IM2 products around the beat-frequency in a two-tone test need to be retained,
as depicted in Fig. 4.4. This is a significant advantage in the circuit of Fig. 4.1, as the peak
IM2 products around dc can be larger than the peak IM2 products around the beat frequency,
dictating the compression point of the cubic term generator without contributing to the desired IM3
output products. Furthermore, the reduction in amplitude of the two center IM3 products relaxes
the requirements on the anti-aliasing filter in the alternate path, as the initial amplitudes of these
undesired IM3 products are less than they would have been without the interstage high-pass filter.
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Figure 4.3: Effects of baseband frequency response on IM3 products in a multistage cubic term
generator for a two-tone test.
|●|
|●|
INTERSTAGE
BANDWIDTH
INTERSTAGE
BANDWIDTH
LO
LO
Figure 4.4: Frequency domain depiction of proposed cubic term generator internal bandwidth limi-
tation.
For FDD UMTS Region 1, it can be calculated that the required interstage bandwidth, denoted
fIS , is 185MHz centered around 157.5MHz. As shown in Fig. 4.3, the relationship between the four
output IM3 products in this case is not the same as that in the output of a true cubing circuit. As
a result, the circuit of Fig. 4.1 must be described as a “cubic term generator”.
Although the linearity requirements of the FDD UMTS Region 1 specification [6] are dictated
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by nonlinear interactions between only two signals (TX leakage and a CW blocker), the cubic term
generator should also be able to handle the more general case of problematic IM3 products arising
as a result of three arbitrary bandpass signals. A quick proof is presented below that shows that
in such a situation, signal around only one of two beat frequencies needs to be retained in order to
reproduce the proper IM3 products. The proof sketch is as follows:
1. Consider 3 modulated signals, each at different frequencies, such that an IM3 product falls at
fLO = fA + fB − fC .
2. Signal content at only 3 out of the 10 possible IM2 frequencies might possibly need to be
retained: fA + fB , |fA − fC |, and |fB − fC |.
3. The goal is to show that the IM3 products produced by multiplying each of these IM2 compo-
nents by the original set of three modulated signals are the same. In this case, signal content
near only 1 of these 3 relevant IM2 frequencies needs to be retained to properly reproduce the
IM3 products at fLO.
4. In order to do this, one of the two beat frequencies is chosen and the IM2 products at that
frequency are computed.
5. Next, the signal content at this frequency is multiplied by the signal not involved in the
aforementioned IM2 products and the relevant IM3 signal content at fLO is retained.
6. Next, the IM2 products at fA + fB are computed and multiplied by the signal at fC . The
resultant terms at fLO should equal the terms computed in step 5 if these high-frequency terms
can be discarded.
7. Finally, if only one of the two beat frequency terms is necessary, then the letters A and B can
be interchanged in the expression obtained in steps 5 and 6 with no change in the expression.
8. Note that the analysis shown below is indifferent as to whether difference terms such as fA−fC
are greater than or less than zero. Hence, this analysis is general for the various permutations
of relative blocker frequency locations.
Elaboration on this sketch commences at step 4 and the IM2 terms at fA − fC are computed.
Recall that the bandpass signals may be expressed as:
sA(t) = sAI(t) cos (2pifAt) + sAQ(t) sin (2pifAt) (4.1)
sC(t) = sCI(t) cos (2pifCt) + sCQ(t) sin (2pifCt) (4.2)
Multiplying these two signals together and applying the relevant trigonometric identities yields
four separate terms:
sA(t)sC(t) =
1
2 [sAI(t)sCI(t) + sAQ(t)sCQ(t)] cos (2pi(fA − fC)t)+
1
2 [sAQ(t)sCI(t)− sAI(t)sCQ(t)] sin (2pi(fA − fC)t)+
1
2 [sAI(t)sCI(t)− sAQ(t)sCQ(t)] cos (2pi(fA + fC)t)+
1
2 [sAI(t)sCQ(t) + sAQ(t)sCI(t)] sin (2pi(fA + fC)t)
(4.3)
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Taking the top two terms and multiplying by sB(t) yields a set of IM3 products at fLO:[
sB(t) [sA(t)sC(t)]fA−fC
]
fA+fB−fC
=
1
4 [sAI(t)sCI(t) + sAQ(t)sCQ(t)] sBI(t) cos (2pifLOt)+
1
4 [sAI(t)sCQ(t)− sAQ(t)sCI(t)] sBQ(t) cos (2pifLOt)+
1
4 [sAI(t)sCI(t) + sAQ(t)sCQ(t)] sBQ(t) sin (2pifLOt)+
1
4 [sAQ(t)sCI(t)− sAI(t)sCQ(t)] sBI(t) sin (2pifLOt)
(4.4)
Moving on to step 6, the last two terms of (4.3) are retained and C is replaced with B to obtain
the relevant high-frequency IM2 products:
[sA(t)sB(t)]fA+fB =
1
2 [sAI(t)sBI(t)− sAQ(t)sBQ(t)] cos (2pi(fA + fB)t)+
1
2 [sAI(t)sBQ(t) + sAQ(t)sBI(t)] sin (2pi(fA + fB)t)
(4.5)
Multiplying by sC(t) and taking the terms at fLO yields another set of IM3 products at fLO:[
sC(t) [sA(t)sB(t)]fA+fB
]
fA+fB−fC
=
1
4 [sAI(t)sBI(t)− sAQ(t)sBQ(t)] sCI(t) cos (2pifLOt)+
1
4 [sAI(t)sBQ(t) + sAQ(t)sBI(t)] sCQ(t) cos (2pifLOt)+
1
4 [sAQ(t)sBQ(t)− sAI(t)sBI(t)] sCQ(t) sin (2pifLOt)+
1
4 [sAQ(t)sBI(t) + sAI(t)sBQ(t)] sCI(t) sin (2pifLOt)
(4.6)
Rearranging (4.4) and (4.6) shows that they are the same expression:
[sA(t)sB(t)sC(t)]fA+fB−fC =
1
4
[
sAI(t)sBI(t)sCI(t)− sAQ(t)sBQ(t)sCI(t)+
sAI(t)sBQ(t)sCQ(t) + sAQ(t)sBI(t)sCQ(t)
]
cos (2pifLOt)+
1
4
[
sAQ(t)sBQ(t)sCQ(t)− sAI(t)sBI(t)sCQ(t)+
sAQ(t)sBI(t)sCI(t) + sAI(t)sBQ(t)sCI(t)
]
sin (2pifLOt)
(4.7)
Since the letters A and B can be interchanged in (4.7) with no resultant change to the expression,
it does not matter which of the two beat frequency terms is originally retained. This satisfies the
requirements of step 7 and hence the proof is complete.
4.5 Dynamic Range Calculations and Simulation Results
As mentioned in Sec. 4.3, the target value of IERCUB under peak blocking is 34dB for a UMTS
receiver with an uncorrected IIP3 of -9dBm. In a conservative design, the INR should dominate
the IER, as accurately predicting higher-order nonlinear terms requires precise device modeling at
high frequencies, which cannot always be guaranteed. To determine the INR of the proposed cubic
term generator architecture shown in Fig. 4.1, the INR of the initial squaring circuit is analyzed
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for the effective two-tone test imposed by the UMTS Region 1 out-of-band blocking requirement by
referring both signal and noise quantities to the input of the active balun. The key assumption here
is that the noise of these input devices dominates that of the entire circuit under the conditions of
interest, namely under peak blocking.
Modeling the transconductances of the MOS devices as a Taylor series (4.8), the beat frequency
IM2 product voltage at the balun input can be expressed as (4.9) where AX represents the differential
amplitude of sinusoidal blocker #X and R represents the load resistor of the circuit input stage. Here,
the UMTS TX leakage is modeled as sinusoidal blocker #2.
Id(vin) = a0 + a1vin + a2v
2
in + a3v
3
in +O(4) (4.8)
IM22RMS =
1
8 (a2A1A2R)
2 (4.9)
The value of a2 can be found via Taylor series expansion of the MOS short-channel current
equation (4.10) [95, pg. 589]. To simplify notation, the equalities in (4.11) have been substituted.
ID(x) = KB(VOD + x)
2(VOD + x+B)
−1 (4.10)
VOD = VGS − VTH ; K = 12 WL µnCox; B =
1
θ + µ02Leffvsat
(4.11)
Taking repeated derivatives of (4.10) yields (4.12) and (4.13).
gm = a1 =
∂Id
∂x
∣∣∣∣
x=0
=
ID
VOD
· VOD + 2B
VOD +B
(4.12)
a2 =
1
2!
∂2Id
∂x2
∣∣∣∣
x=0
=
KB
(VOD +B)
(
1− VOD
VOD +B
)2
=
KB3
(VOD +B)3
=
IDB
2
V 2OD(VOD +B)
2
(4.13)
The PSD of the thermal noise of the input devices is evaluated using the MOS long-channel noise
model. This was done as the simulation models available for this work permitted a more realistic
and constant value of the noise γ parameter over VOD than did the short-channel noise model. In
this case, the PSD at the input of the balun is given by (4.14), where gm is the transconductance
of one of the input devices and k is Boltzmann’s constant. Note that the dummy input devices
contribute to this quantity as well.
N2RMS(∆f) = 4kTR(4γgmR+ 2)∆f (4.14)
As shown in Fig. 4.5, the thermal noise of the input devices referred to the input of the Gilbert
multiplier has a bandpass characteristic due to the frequency response discussed in the previous
section. Clearly noise around the desired beat frequency IM2 products is upconverted to the IM3
products at RF by one of the blockers. In the scenario described at the beginning of this analysis,
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Figure 4.5: Frequency translation of bandpass noise by multiple blocker signals to desired signal
level.
this is done by blocker #1. However, any blocker signals falling within fLO − fIS , fLO + fIS will also
contribute bandpass noise to the final INR quantity, even if they do not participate in the generation
of IM3 products. To refer this noise back to the input of the balun stage, it suffices to realize that,
with local bandpass gain GX , the noise PSD upconverted and contributed by blocker X is given
by G2XA
2
XN
2
RMS(∆f). Integrating over the double-sided desired signal bandwidth fBW=3.84MHz
yields the total noise power. To refer back to the input of the balun, each noise contribution must
be divided by G21A
2
1. In this case, the INR is given by (4.15), where M represents the total number
of blockers in the relevant frequency range.
INR =
IDB
4A41A
2
2
64kTfBW
(∑M
i=1
(
Gi
G1
Ai
)2)
V 3OD(VOD +B)
3
· 1
2γ(VOD + 2B) +
1
R
VOD(VOD+B)
ID
(4.15)
Although the summation in (4.15) seems to suggest that INR can be arbitrarily low depending
on how many blockers exist, in practice the total blocker power is bounded and for a real-world
deployment would have to be estimated by field measurements in the relevant frequency range. For
the UMTS specification tests of interest in Chap. 3, however, only the TX leakage and a CW blocker
are present at any given time and M=2. From (4.15), it would also seem that the optimal design
strategy would be to set VOD as low as possible by grounding the input device gates and increasing
device width until enough signal is obtained. However, it can be shown [96] that as VOD approaches
0V well into the weak inversion region that the ratio of IM2/IM4 reaches a maximum after which it
rapidly falls off. This quantity represents a practical lower bound on VOD.
The only remaining task is to find the relationship between the current of each input device and
the current consumed by the remainder of the circuit. A simple way to do this is to render the
current draw of each gain, balun, and Gilbert cell stage equal. To adequately suppress the noise of
the Gilbert cell in this case requires multiple gain stages, as shown in the circuit of Fig. 4.6, which
is used to compare simulation vs. calculation. For simulations, two gain stages in addition to the
active balun were utilized to adequately suppress the noise of the balun and Gilbert cell devices,
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Figure 4.6: Schematic of cubic term generator used for simulation.
resulting in ID,TOT = 24ID.
To confirm the calculations, they are compared with simulation in Fig. 4.7 for L=0.6µm,
ID,TOT=1mA, T=298K and swept VOD in a deep submicron process. A relatively large value
of L is targeted in order to improve matching and to minimize linear term feedthrough. Values for
γ and B were extracted from simulated device models and found to be 0.55 and 1.08V, respectively.
The value of γ is consistent with other recent reports of submicron CMOS devices [97] [98], but a
bit lower, likely due to device operation near weak inversion and with relatively low VDS . G2/G1
was simulated and found to be 0.8. Fig. 4.8 shows the results of simulation vs. calculation for
VOD=132mV, ID,TOT=1mA, T=298K, and for swept A2/A1. In both Figs. 4.7b. and 4.8b. the
simulated INR of both the input stage and total circuit is shown. The data points at A2=-26dBV
(TX leakage model) in Fig. 4.7 represent peak blocking for the receiver of Chap. 3 and it can be
seen here that the input stage indeed dominates the INR performance of the circuit. Furthermore,
for most presented values of VOD, the circuit meets the target INR value of 34dB for 1mA of current.
As this current draw is much less than the 28mA consumed by the original receiver path presented in
Chap. 3, it represents a power-efficient design option for a portion of the alternate path enhancement
circuitry.
4.6 Comparison to Single-Stage Cubic Term Generators
Although it has been qualitatively argued in Sec. 4.5 that for purposes of IM3-to-noise ratio a
multistage cubic term generator is superior to a single-stage cubic term generator, it is still instruc-
tive to consider a quantitative example to appreciate the extent to which this claim is true under
reasonable design constraints. Consider the circuit described in [88], shown in Fig. 4.9. It can be
shown via Taylor series analysis that the total output of the single-ended composite transconductor
in Fig. 4.9 is given by (4.16) where a0, a2, etc are the Taylor series coefficients of the MOS saturation
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Figure 4.7: a) Calculated vs. simulated INR due to input stage components swept over VOD. b)
Simulated INR, input stage devices (Instage) and all devices (Total), swept over VOD.
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Figure 4.8: a) Calculated vs. simulated INR due to input stage components swept over A2/A1 ratio.
b) Simulated INR, input stage devices (Instage) and all devices (Total), swept over A2/A1 ratio.
VIN+ VIN-½VIN- ½VIN+IOUT+ IOUT-
VSS
Figure 4.9: Schematic of cubing circuit from [88].
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V-I relation.
IOUT+(vin,SE) = 3a0 +
3
2a2v
2
in,SE +
3
4a3v
3
in,SE +O(4) (4.16)
The resultant differential output in the absence of differential mismatch is:
IOUT (vin,SE) =
6
4a3v
3
in,SE +O(5)
IOUT (vin,DE) =
3
16a3v
3
in,DE +O(5)
(4.17)
Where the third-order Taylor series coefficient is given by:
a3 =
1
3!
∂3ID
∂x3
∣∣∣∣
x=0
=
−KB
(VOD +B)2
(
1− VOD
VOD +B
)2
=
−KB3
(VOD +B)4
=
−IDB2
V 2OD(VOD +B)
3
(4.18)
In this case, the output squared RMS IM3 current at fLO=2f1-f2 in response to the same two-
tone blocking scenario described in Section 4.5 is given by:
IM32RMS =
(
3
16a3
3
4A
2
1A2
1√
2
)2
≈ (0.1a3A21A2)2 (4.19)
It can likewise be shown that the RMS noise current power at the output of this cubing circuit
is given by:
N2RMS = 24kTγgmfBW = 24kTγfBW
ID
VOD
VOD + 2B
VOD +B
(4.20)
For isolation purposes, one such circuit is implemented for each of a pair of I,Q passive down-
conversion mixers. In this case:
ID =
1
12ID,TOT (4.21)
Combining (4.18), (4.19), (4.20), and (4.21) yields an expression for the INR of the circuit:
INRSingleStage ≈ ID,TOTB
4A41A
2
2
12 · 2400kTγfBWV 3OD(VOD +B)5(VOD + 2B)
(4.22)
Neglecting the terms due to resistor noise, considering only two blocker signals, and invoking
the earlier design choice of ID,TOT = 24ID in (4.15) yields the INR of the multistage cubic term
generator:
INRMultistage ≈ ID,TOTB
4A41A
2
2
3072kTfBW
((
G2
G1
)2
A22 +A
2
1
)
V 3OD(VOD +B)
3(VOD + 2B)
(4.23)
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Figure 4.10: Depiction of effect of interstage group delay on CW and BPSK blocking signals pro-
ducing IM3 products.
Comparing the ratio of the two INR quantities yields the approximate INR advantage obtained
by the use of the multistage cubing circuit, despite the increased complexity:
INRMultistage
INRSingleStage
=
12 · 2400(VOD +B)2
3072
((
G2
G1
)2
A22 +A
2
1
) (4.24)
From Sec. 4.5, we have that VOD=0.132V and B=1.08V. We also have that the peak blocking
condition has A1=0.037V and A2=0.071V for G2/G1=0.8. In this case, the INR power advantage
of using a multistage cubic term generator is about 35dB. Although this number is obtained from
somewhat flexible design choices and a specific blocking condition, the magnitude of the advantage
is enough to make a general statement regarding the superiority of using multistage cubic term
generators over single-stage cubic term generators when attempting to maximize the circuit INR for
blocker input levels about an order of magnitude less than 1V.
4.7 Effect and Quantitative Analysis of Interstage
Group Delay
Group delay between the multiplications in the IM3 term generator may result in a modulated
signal multiplying a delayed version of itself or another modulated signal. This can be seen by
considering an unfiltered BPSK-modulated signal, as shown in Fig. 4.10. In this case, the IM3
products consist of a frequency-translated version of the squared BPSK signal. Error due to the
delay occurs in the time interval over which adjacent symbols both differ and overlap, denoted by the
dashed lines. The instance of this effect which occurs under the FDD Region 1 UMTS specification
[6] is an IM3 product arising from the squared QPSK TX leakage and a CW tone ranging from
1.67GHz-1.85GHz.
The power spectral density of a squared complex digitally modulated signal has been studied
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in the past [99]; however, it is vital to perform a similar analysis for QPSK here for two reasons.
First, unlike the XMD evaluated in [99] which was composed of a CW-shifted O-QPSK baseband
low-frequency IM2 envelope, in this work the relevant distortion is the IMD effectively resulting from
a CW-shifting of the high-frequency terms resulting from the squaring of a QPSK signal. In the
latter case, the IMD I and Q components have completely different PSD expressions. Secondly, the
analysis needs to be performed taking into account the delay between multiplications in a multistage
cubic term generator in order to compute the error due to this effect. The authors of [91] correctly
noted that in a predistortion system with only gain and phase adaptive adjustments, the achievable
cancellation of IM3 products is given by a bandpass first-order noise shaping function of the delay
time. In the receiver, however, half the value of this delay is assumed to be reversed by the multi-
tap adaptive equalizer along with any gain and phase mismatch in the process of minimizing mean
squared error. In this case the error integrated across the desired signal channel will be lower than
that given by [91].
The statistical analysis begins by recognizing that a bandpass complex modulated signal can
be represented as (4.25), where Am is the modulated signal carrier amplitude and where fc is the
modulated signal carrier frequency.
x(t) = Amv(t) cos (2pifct) +Amw(t) sin (2pifct) (4.25)
As in [99], the TX channel filter is approximated with a brick wall frequency response with a
cutoff frequency of 1/2T, where T equals the chip rate of the interfering modulation. Hence, for
QPSK modulation the signals are expressed as in (4.26), where α is a random time shift uniformly
distributed in (0,T).
v(t) =
∑∞
n=−∞ insinc
(
t−nT+α
T
)
w(t) =
∑∞
n=−∞ qnsinc
(
t−nT+α
T
) (4.26)
For the sake of this analysis, in and qn are i.i.d. discrete random variables realizing one of
{1,−1}. To begin computation of the IM3 component of interest, the bandpass modulated signal
must be squared and its high-frequency components retained, yielding (4.27).
y(t) = A2m
[
1
2v
2(t) cos (4pifct) + v(t)w(t) sin (4pifct)− 12w2(t) cos (4pifct)
]
(4.27)
To generate the relevant IM3 products at baseband, the expression in (4.27) is multiplied by two
CW signals, a blocker and an LO signal. This constitutes an effective multiplication by a single
sinusoidal signal with an arbitrary phase Θ with respect to the carrier terms of the modulated signal
s(t) = ACW cos(4pifct+ Θ) and yields after low-pass filtering at baseband:
z(t) = 14A
2
mACW
[[
v2(t)− w2(t)] cos (Θ)− 2v(t)w(t) sin (Θ)] (4.28)
Note that this signal appears at the I channel baseband. In order to find the signal that appears
at the Q channel baseband, it is merely sufficient to substitute Θ=Θ+90◦ into the final expression.
The order of multiplications above is taken to simplify the analysis and is not the same as that
performed in the circuit in Fig. 4.1. However, the proof in Sec. 4.3 can be used to show that the
result is the same in either case.
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In the alternate path, (4.28) is altered by the presence of the interstage group delay, which is
denoted by 2∆, to yield (4.29).
z′(t) = 14A
2
mACW [[v(t+ ∆)v(t−∆)− w(t+ ∆)w(t−∆)] cos (Θ)
− [v(t+ ∆)w(t−∆) + w(t+ ∆)v(t−∆)] sin (Θ)]
(4.29)
Expressing (4.29) in this fashion makes an implicit assumption that the group delay is constant
across the entire range of frequencies spanned by the IM2 beat frequency products at any given
time. This assumption is reasonable, at least for the conditions directly of interest → simulation
results of the cubic term generator in Chap. 3 show that the average group delay deviation within
the interstage frequency band over the 3.84MHz TX leakage bandwidth is 0.67%. In this case, the
error due to the delay is given by (4.30). Starting from (4.30) the time parameter is removed from
the arguments of v and w, while ∆ is relegated to a subscript to condense the expressions.
z(t)− z′(t) = e(t) = 14A2mACW
[[
(v2 − v∆v−∆)− (w2 − w∆w−∆)
]
cos (Θ)
− [2vw − v∆w−∆ − w∆v−∆] sin (Θ)]
(4.30)
The autocorrelation of the error is therefore given by (4.31), where the delay offset τ is also
placed within the subscript of v and w where it exists.
Ree(t+ τ ; t) =
1
16A
4
mA
2
CW ·
E[[[(v2τ − vτ+∆vτ−∆)− (w2τ − wτ+∆wτ−∆)] cos (Θ)− [2vτwτ − vτ+∆wτ−∆ − wτ+∆vτ−∆] sin (Θ)·
[[(v2 − v∆v−∆)− (w2 − w∆w−∆)] cos (Θ)− [2vw − v∆w−∆ − w∆v−∆] sin (Θ)]]]
(4.31)
Note that terms such as E[•] sin (Θ) cos (Θ) are equal to zero due to the fact that one out of
the four terms is a zero-mean bit sequence that is independent of the other three bit sequences.
Multiplying out only the terms resulting in E[•](cos2(Θ)) and E[•](sin2(Θ)) yields, respectively:
E

v2τv
2 − v2τv∆v−∆ − v2τw2 + v2τw∆w−∆ − vτ+∆vτ−∆v2
+vτ+∆vτ−∆v∆v−∆ + vτ+∆vτ−∆w2 − vτ+∆vτ−∆w∆w−∆
−w2τv2 + w2τv∆v−∆ + w2τw2 − w2τw∆w−∆ + wτ+∆wτ−∆v2
−wτ+∆wτ−∆v∆v−∆ − wτ+∆wτ−∆w2 + wτ+∆wτ−∆w∆w−∆
 · cos2(Θ) =

C0 −A−D0 +B
−AFR + C +BFR −D
−D0 +B + C0 −A
+BFR −D −AFR + C
( 12 + 12 cos (2Θ))
(4.32)
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E
 4vτwτvw − 2vτwτv∆w−∆ − 2vτwτw∆v−∆−2vτ+∆wτ−∆vw + vτ+∆wτ−∆v∆w−∆ + vτ+∆wτ−∆w∆v−∆
−2wτ+∆vτ−∆vw + wτ+∆vτ−∆v∆w−∆ + wτ+∆vτ−∆w∆v−∆
 sin2(Θ) =
 4F0 − 2E − 2E−2EFR + F +G
−2EFR +G+ F
( 12 − 12 cos (2Θ))
(4.33)
A brief discussion on the notation in (4.32) and (4.33) is in order. Terms with the same letter can
be shown to have the same PSD. The terms subscripted with 0 denote the terms that constitute the
original IM3 signal. The PSD of the original IM3 products can therefore be obtained by setting ∆=0
in the PSD of C, D, and F . The terms denoted with FR can be shown to have PSDs equivalent to
their respective terms, with the exception that the PSD is frequency-reversed.
The computation continues by evaluating each of these terms in turn to obtain subexpressions
that can be made time-independent such that their Fourier transforms can be taken. Term C is
evaluated first in (4.34).
C(t+ τ ; t) =
∞∑
n,m,p,r=−∞
E[inimipir]·
1
T
∫ T
0
sinc( t+τ−nT+∆+αT )sinc(
t+τ−mT−∆+α
T ) · sinc( t−pT+∆+αT )sinc( t−rT−∆+αT )dα
(4.34)
The term in the expected value operator evaluates to unity rather than zero under only the
following conditions:
(a) n = m = p = r
(b) n = m = k and p = r = l 6= n
(c) n = p = k and m = r = l 6= n
(d) n = r = k and m = p = l 6= n
These four cases yield the terms in (4.35), in respective order. In order to condense the expres-
sions, “sinc” is replaced with “s”.
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C(t+ τ ; t) =
− 2
T
∞∑
n=−∞
∫ T
0
s( t+τ−nT+∆+αT )s(
t+τ−nT−∆+α
T )s(
t−nT+∆+α
T )s(
t−nT−∆+α
T )dα
+
1
T
∞∑
k,l=−∞
∫ T
0
s( t+τ−kT+∆+αT )s(
t+τ−kT−∆+α
T )s(
t−lT+∆+α
T )s(
t−lT−∆+α
T )dα
+
1
T
∞∑
k,l=−∞
∫ T
0
s( t+τ−kT+∆+αT )s(
t−kT+∆+α
T )s(
t+τ−lT−∆+α
T )s(
t−lT−∆+α
T )dα
+
1
T
∞∑
k,l=−∞
∫ T
0
s( t+τ−kT+∆+αT )s(
t−kT−∆+α
T )s(
t+τ−lT−∆+α
T )s(
t−lT+∆+α
T )dα
= + γ + η + κ
(4.35)
Note that the first term has a negative sign, to account for the fact that three such terms need
to be removed to avoid repeat counting of the same expression. The term A can be evaluated in a
similar manner, resulting in the following expression:
A(t+ τ ; t) =
∞∑
n,m,p,r=−∞
E[inimipir] · 1
T
∫ T
0
s( t+τ−nT+αT )s(
t+τ−mT+α
T )s(
t−pT+∆+α
T )s(
t−rT−∆+α
T )dα =
− 2
T
∞∑
n=−∞
∫ T
0
s( t+τ−nT+αT )s(
t+τ−nT+α
T )s(
t−nT+∆+α
T )s(
t−nT−∆+α
T )dα
+
1
T
∞∑
k,l=−∞
∫ T
0
s( t+τ−kT+αT )s(
t+τ−kT+α
T )s(
t−lT+∆+α
T )s(
t−lT−∆+α
T )dα
+
1
T
∞∑
k,l=−∞
∫ T
0
s( t+τ−kT+αT )s(
t−kT+∆+α
T )s(
t+τ−lT+α
T )s(
t−lT−∆+α
T )dα
+
1
T
∞∑
k,l=−∞
∫ T
0
s( t+τ−kT+αT )s(
t−kT−∆+α
T )s(
t+τ−lT+α
T )s(
t−lT+∆+α
T )dα
= λ+ β + 2χ
(4.36)
It can similarly be shown that:
B = β,D = γ,
E = χ, F = η,
G = κ
(4.37)
The complete expression for the autocorrelation of the error signal can therefore be given by:
Ree(τ) =
1
16A
4
mA
2
CW ·
(
2[0 − (λ+ λTR) + ][ 12 + 12 cos (2Θ)] + 2[2η0 − 2(χ+ χTR) + η + κ]
)
(4.38)
The complete expression for the autocorrelation of the original squared modulated signal can be
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given by:
Rzz(τ) =
1
16A
4
mA
2
CW [0[1 + cos(2Θ)] + 4η0] (4.39)
The general procedure for taking the Fourier transform of each of the five subterms can be shown
in detail for term η. As many of the steps are repeated for each of the terms, they will only be
performed for term η, while the unique steps for each term will be performed in detail.
4.7.1 Evaluating Term η
The first manipulation is to make the substitution that l=k+s, where k and s are both integers.
η =
1
T
∞∑
k,s=−∞
∫ T
0
s( t+τ−kT+∆+αT )s(
t+τ−kT−sT−∆+α
T )s(
t−kT+∆+α
T )s(
t−kT−sT−∆+α
T )dα (4.40)
Next, the substitutions that t-kT+α=u, du=dα are made and the appropriate adjustments to
the limits of the integral are made.
η =
1
T
∞∑
s=−∞
∫ ∞
−∞
s(u+τ+∆T )s(
u+τ−sT−∆
T )s(
u+∆
T )s(
u−sT−∆
T )du (4.41)
Taking the Fourier transform of this expression yields:
H(f) =
1
T
∫ ∞
−∞
∞∑
s=−∞
∫ ∞
−∞
s(u+τ+∆T )s(
u+τ−sT−∆
T )s(
u+∆
T )s(
u−sT−∆
T )e
−j2pifτdudτ (4.42)
Because it is known a priori that the power spectral density of the complete expression is a finite
quantity at each frequency, integration and summation can be interchanged at will. Doing so yields
the following steps:
H(f) =
1
T
∞∑
s=−∞
∫ ∞
−∞
s(u+τ+∆T )s(
u+τ−sT−∆
T )e
−j2pifτdτ ·
∫ ∞
−∞
s(u+∆T )s(
u−sT−∆
T )du (4.43)
Considering the two inner integrals separately, if the variable change x=u+τ is made, the fol-
lowing expression can be obtained:
H(f) =
1
T
∞∑
s=−∞
∫ ∞
−∞
s(x+∆T )s(
x−sT−∆
T )e
−j2pifxdx ·
∫ ∞
−∞
s(u+∆T )s(
u−sT−∆
T )e
−j2pifudu (4.44)
Note that the Fourier transform of this sinc function is a rectangle function of total width 1/T in
frequency and of height T, denoted ΠT (f). Therefore, the Fourier transform of a sinc multiplied by
a delayed sinc is a rectangle function convolved by a rectangle function which has been multiplied
by a complex exponential. Performing this operation and successively interchanging integration and
summation yields:
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H(f) =
1
T
∫ ∞
−∞
∫ ∞
−∞
∞∑
s=−∞
ej2pi(ϕ−φ)sTΠT (f−φ)ΠT (φ)e−j4piφ∆dφΠT (f−ϕ)ΠT (ϕ)ej4piϕ∆dϕ (4.45)
Recalling that the Fourier series of an impulse train is a sum of periodically spaced complex
exponentials [100, pg. 208], the following change can be made to (4.45):
H(f) =
1
T 2
∫ ∞
−∞
∫ ∞
−∞
∞∑
s=−∞
δ(ϕ− φ− sT )ΠT (f − φ)ΠT (φ)ΠT (f − ϕ)ΠT (ϕ)ej4pi(ϕ−φ)∆dϕdφ (4.46)
Integration and summation can again be exchanged and the inner integral evaluated using the
sifting property of the Dirac delta function.
H(f) =
1
T 2
∫ ∞
−∞
∞∑
s=−∞
ΠT (f − φ)ΠT (φ)ΠT (f − φ− sT )ΠT (φ+ sT )ej4pis∆/T dφ (4.47)
Due to the strict bandlimited nature of the rectangle function, (4.47) only evaluates to a nonzero
value for s=0. The summation and complex exponential thus disappear in (4.48).
H(f) =
1
T 2
∫ ∞
−∞
Π2T (f − φ)Π2T (φ)dφ =
∫ ∞
−∞
ΠT (f − φ)ΠT (φ)dφ = T · Tr(f) (4.48)
It can be seen that H(f) = H0(f) and that the triangle function Tr(f) represents:
Tr(f) =
{
|1− fT | 0 ≤ |f | ≤ 1T
0 otherwise
(4.49)
4.7.2 Evaluating Term κ
Taking the Fourier transform of κ and applying the steps outlined earlier results in:
K(f) =
1
T
∞∑
s=−∞
∫ ∞
−∞
ΠT (f − φ)ej2pi(f−φ)∆ΠT (φ)e−j2piφsT e−j2piφ∆dφ·∫ ∞
−∞
ΠT (f − ϕ)ej2pi(f−ϕ)∆ΠT (ϕ)ej2piϕsT e−j2piϕ∆dϕ
(4.50)
K(f) =
1
T 2
∫ ∞
−∞
∞∑
s=−∞
ΠT (f − φ)ΠT (φ)e−j4piφ∆ej4pi(f−φ−
s
T )∆ ·ΠT (f − φ− sT )ΠT (φ+ sT )dφ (4.51)
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Noting again that the above expression is nonzero only when s=0, the expression simplifies to:
K(f) =
1
T 2
∫ ∞
−∞
Π2T (f − φ)ej4pi(f−φ)∆Π2T (φ)e−j4piφ∆dφ =
∫ ∞
−∞
ΠT (f − φ)ej4pi(f−φ)∆ΠT (φ)e−j4piφ∆dφ
(4.52)
Expression (4.52) represents the convolution of a function with its conjugate. Hence, it can be
re-expressed by rearranging the real and imaginary components as in (4.53).
K(f) =∫ ∞
−∞
ΠT (f − φ) cos (4pi(f − φ)∆)ΠT (φ) cos (4piφ∆)dφ
+
∫ ∞
−∞
ΠT (f − φ) sin (4pi(f − φ)∆)ΠT (φ) sin (4piφ∆)dφ
(4.53)
Using the linearity property of the integral operator and a trigonometric identity, the expression
in (4.53) can be condensed.
K(f) = Ψ(4, f,∆) (4.54)
Where the following function is defined:
Ψ(x, f,∆) =
∫ ∞
−∞
ΠT (f − φ)ΠT (φ) cos (xpi(f − 2φ)∆)dφ (4.55)
4.7.3 Evaluating Term 
Using the steps in the previous section, a preliminary expression for the Fourier transform of 
can be derived.
E(f) = − 2
T
∫ ∞
−∞
s(x+∆T )s(
x−∆
T )e
−j2pifxdx ·
∫ ∞
−∞
s(u+∆T )s(
u−∆
T )e
j2pifudu (4.56)
Further manipulation yields:
E(f) =
− 2
T
∫ ∞
−∞
ΠT (f − φ)ej2pi(f−φ)∆ΠT (φ)e−j2piφ∆dφ ·
∫ ∞
−∞
ΠT (f − ϕ)e−j2pi(f−ϕ)∆ΠT (ϕ)ej2piϕ∆dϕ
(4.57)
E(f) = − 2
T
Ψ2(2, f,∆) (4.58)
4.7.4 Evaluating Term χ and λ
The Fourier transform of the expression obtained for χ is given by:
X(f) =
1
T
∞∑
s=−∞
∫ ∞
−∞
s( xT )s(
x−sT
T )e
−j2pifxdx ·
∫ ∞
−∞
s(u−∆T )s(
u−sT+∆
T )e
j2pifudu (4.59)
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Further manipulations in the vein of those previously described yield the following expression:
X(f) =
∫ ∞
−∞
ΠT (f − φ)ej2pi(f−φ)∆ΠT (φ)e−j2piφ∆dφ = Ψ(2, f,∆) (4.60)
Because the function Ψ(x, f) is symmetric with respect to frequency, it also holds that X(f) =
XTR(f). Evaluating λ follows the exact same set of steps and results in (4.61).
Λ(f) + ΛTR(f) = −4Tr(f) ·Ψ(2, f,∆) (4.61)
4.7.5 Final Power Spectral Density Expressions
It can be shown through Taylor series analysis that:
Ψ(x, f,∆) =
T 2
xpi∆
sin
(
xpi∆
T
Tr(f)
)
(4.62)
L’Hoˆpital’s rule yields that for the case of ∆=0, (4.62) simplifies to T·Tr(f).
Combining the final expressions obtained above yields expressions for the power spectral densities
of the IM3 products and the error due to the interstage delay at the I channel baseband output.
Recall that to obtain the Q channel baseband output it is only necessary to substitute Θ=Θ+90◦.
Szz(f) =
1
4A
4
mA
2
CWT · Tr(f)[1− Tr(f)( 12 + 12 cos (2Θ))] (4.63)
See(f) =
1
16A
4
mA
2
CW [Ω(f) + Φ(f)(
1
2 +
1
2 cos (2Θ))] (4.64)
Ω(f) = 6T · Tr(f) + 2Ψ(4, f,∆)− 8Ψ(2, f,∆) (4.65)
Further evaluation of (4.65) requires a Taylor series expansion of the Ψ function. Retaining only
the dominant terms yields:
Ω(f) ≈ 165T 3pi4∆4Tr5(f) (4.66)
Proceeding in the same manner yields:
Φ(f) = −4T · Tr2(f) + 8Tr(f)Ψ(2, f,∆)− 4T Ψ2(2, f,∆) (4.67)
Again retaining only the dominant terms of the Taylor series expansion yields (4.68).
Φ(f) ≈ − 169T 3pi4∆4Tr6(f) (4.68)
The final result for the error PSD is then given by (4.69).
See(f) ≈ A4mA2CW
pi4∆4
T 3
Tr5(f)[ 15 − 19Tr(f)( 12 + 12 cos (2Θ))] (4.69)
The correctness of these calculations and the validity of the Taylor series truncation can be
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Figure 4.11: Baseband PSD (single-ended) of squared QPSK modulated signal for a) I and b) Q
channels when Θ=0◦.
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Figure 4.12: Baseband PSD (single-ended) of squared QPSK modulated signal group delay-related
error for a) I and b) Q channels when Θ=0◦.
confirmed by considering Figs. 4.11 and 4.12. In this case, the results were obtained using a 641-
tap sinc pulse-shaping channel filter in a discrete-time simulation construct where Fs=245.76MHz.
These figures represent the case where Am=2, ACW=1, and ∆=4ns.
Using these results, one can predict the IER due to this error mechanism. In Figs. 4.13 and 4.14,
the “I” represents total downconverted baseband IM3 power in order to provide a relevant measure
of total blocker power. “E” represents error quantities falling within the RX channel bandwidth
1/2Tr, where Tr is the chip rate of the received modulated signal. In Fig. 4.13, ∆ is swept and
T=Tr=260.4ns, as in the UMTS specification test. In Fig. 4.14, the single-sided RX channel
bandwidth and delay ∆ are fixed at 1.92MHz and 4ns, respectively, while T is varied. Note that in
the work presented in Chap. 3, ∆MAX was simulated at 0.5ns and the alternate path IER target
was 31dB for a receiver with uncorrected IIP3 of -9dB. In this case, the effect due to the interstage
group delay is negligible, as Fig. 4.13 shows. However, for more aggressive receiver designs requiring
greater IM3 cancellation, this effect eventually becomes a limiting factor.
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Figure 4.13: Calculated IER as a function of group delay for T=Tr.
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Figure 4.14: Calculated IER vs. blocker modulation chip rate for fixed delay.
84
Chapter 5
A Wide-Swing Low Noise
Transconductance Amplifier and
the Enabling of Large-Signal
Handling Direct Conversion
Receivers
5.1 General Design of a Large-Signal Handling Direct
Conversion Receiver
Large-signal handling receivers achieve appreciable sensitivity to a small desired signal in the
presence of out-of-band interferers whose voltage amplitude approaches that of the supply rail. As
discussed in Section 1.6, such receivers would find use in frequency-domain duplexed communications
transceivers, in implantable medical devices using separate power and data links, and in radars
robust against hostile jamming interference. Once it is determined that building such a receiver is
a worthwhile goal, the natural question becomes how to generally approach the architectural design
of the receiver.
Inevitably, the effective small-signal gain provided by a semiconductor device is a function of
electric potential, not flow. For example, the boundaries of the three regions of operation of an ideal
square-law MOS device are thresholds dictated by the terminal voltages, not currents. In principle,
a large enough MOS device can pass any finite amount of current, but no MOS device can maintain
appreciable small-signal current gain per unit quiescent current when the gate-to-source VGS and
drain-to-source VDS voltages drop to zero.
As the majority of radio receivers must decode desired signals in the µV range incident on the
antenna, and as the analog-to-digital converter input-referred noise floor is typically near the mV
range, and given that the analog-to-digital converter is typically designed such that it is not the
dominant burden of the receiver noise figure (NF), the receiver front end must employ nearly three
orders of magnitude of in-band voltage gain. However, for an out-of-band blocker that is already
nearly as large as the supply rails, any voltage gain would result in gain desensitization of the
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receiver. Although on-chip filtering at RF may be employed to reduce the magnitude of out-of-band
blockers at the current-to-voltage conversion, this filtering is typically composed of a single RLC
tank with which only 3-7dB of attenuation at a 100-200MHz frequency offset can be attained as
shown in Fig. 1.14.
To provide a quantitative example of why on-chip filtering at RF with RLC tanks cannot solve
this problem in a power- or area-efficient manner, a plausible scenario is assumed in which a near
rail-to-rail out-of-band blocker 110dB above the desired signal exists at a 100MHz frequency offset.
Because the downconverted blocker can possibly alias into the desired signal channel at the analog-
to-digital conversion point, this out-of-band blocker needs to be attenuated at least to the level of
the desired signal, if not more. Examining Fig. 1.14 shows that at least 37 RLC tanks are required
to achieve this goal. In order to achieve the high Q depicted in Fig. 1.14 the inductors need to be
set to the maximum radius allowed by the design kit, typically 250µm square. In order to avoid
coupling and parasitic magnetic feedback loops, the inductors also need to be set some distance
apart from each other, perhaps 250µm. In this case, the total area consumed by the filtering is
18.5mm2. Furthermore, the small signal gain of the first few stages must be set on the order of 0dB
so as not to rail the output of each amplifier. In this case, the noise of these first few stages and
some immediately thereafter will approximately rms-add. For the typical square-law MOS model,
the input-referred noise power spectral density of a common-source gain stage is given by (5.1).
PN,Stage(∆f) =
8
3kT∆f
gm
=
4
3kTVOD∆f
ID
(5.1)
Choosing VOD=VGS − VTH=200mV to maintain reasonable linearity and to avoid operation in
the weak inversion region, the input-referred noise power contribution of each stage per Hertz is
4
15kT/ID. In this case, for an ID=266mA, each stage contributes a noise power kT
1 to the original
input referred noise power of kT2. This yields an approximate NF of 7dB counting just the first five
stages of such a scheme. From this rough calculation, the combined power and area of this proposed
solution is clearly unjustifiable, especially in mobile communications application.
Filtering of out-of-band blockers is performed far more efficiently at baseband. One way of seeing
this is to note that selectivity in such circuits is accomplished through frequency-selective impedance
division between resistive and capacitive elements. For a given order filter, the maximum achievable
attenuation is limited by the Q of the capacitor, which is normally several orders of magnitude
higher than that of the inductor required for filtering at RF. The noise of a baseband filter is
typically dictated by its equivalent input resistance. Lowering this resistance requires a proportional
increase in capacitance to maintain the same filter time constant and cutoff frequency. As opposed
to inductors, the lithography and fine oxide growth capabilities in modern planar semiconductor
processes make high-density flux containment in integrated capacitors easily attainable. Hence, the
baseband filter capacitors do not constitute the same serious area burden as do integrated inductors.
Based on these realizations, the design of an optimal large-signal handling direct conversion
receiver would operate primarily in the current domain at RF, with as few current-to-voltage con-
versions as possible. The principal current-to-voltage conversion should occur at baseband where a
large filtering capacitor can result in a substantial attenuation of an out-of-band blocker. For ex-
1Per unit Hertz.
2Per unit Hertz.
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Reference Process Best Reported IIP3 Noise Figure Conditions
[102] 180nm -1dBm 4.4dB Tone Spacing < 10MHz
[51] 130nm -2dBm 3.5dB In-Band, 0.2MHz < Tone Spacing < 5MHz
[103] 130nm +14dBm 10.5dB Tone Spacing = 10MHz
[104] 180nm +9dBm 8dB Unknown
[105] 180nm +10.9dBm 3.4dB 1 Tone: 1MHz, 2 Close Tones: 45MHz
[13] 65nm +16dBm 4dB Tone Spacing = 800MHz
Table 5.1: Best-case reported IIP3 from current-domain passive-mixer architectures.
ample, for a 2MHz signal bandwidth, an out-of-band blocker at a 100MHz offset may be attenuated
by over 30dB with respect to the low-frequency downconverted desired signal with a single real-pole
time constant.
Indeed, these sorts of current-mode RF techniques have recently enjoyed a renaissance in the
form of passive mixer receiver architectures. Such architectures utilize a low-noise transconductance
amplifier (LNTA) to convert the receiver input voltage (or perhaps a subsequent RF voltage) into a
current which is then commutated by a set of MOS pass transistors that perform the downconversion
to baseband frequencies. An initial study [101] investigated the 1/f noise properties of passive mixers
and provided some practical design guidelines. A typical passive-mixer based receiver architecture
such as the one shown in Fig. 1.26 has no dc current flowing through the downconverter switching
pair. Although conventional theory predicts that due to the absence of dc current, the 1/f noise
contribution of these downconverter devices is negligible, the authors of [101] found that 1/f noise
is still present. However, passive mixer-based current-mode direct conversion receivers reported
in [102] and [51] showed results in which low 1/f noise corners were obtained along with high
IIP3 performances of -1dBm and -2dBm, respectively. It was realized in [102] that the current-
mode downconversion architecture dramatically improved the linearity of the mixer to the extent
that the receiver linearity depended ideally solely on the LNA. The work in [36] was the first to
note the advantages of current-domain mixer operation and baseband-only filtering as advantageous
to software-defined radio operation. The concepts of impedance translation by the passive mixer
and filtering at baseband prior to the first I-to-V conversion to improve mixer linearity and 1-dB
compression point for out-of-band blockers both make their first appearance in [103]. Although the
work in [103] presents itself as merely a demodulator, were the transconductor input impedance
made to be 50Ω over the band of interest, the work would very well qualify as a complete receiver
front end. Subsequently, several other current-mode passive mixer architectures were reported with
the sole filtering at baseband [104] [105]. Finally, the work in [13] offers a thorough and concise
presentation of the concept of operating a current-mode passive mixer receiver such that the first
I-V conversion occurs at baseband after filtering explicitly for the purpose of improving out-of-band
linearity.
It is worth pondering briefly why current mode passive mixer based systems have gained in-
creasing prominence over the last decade. Furthermore, it is interesting to note that the best IIP3
numbers reported for such systems (some reports do not distinguish between in-band and out-of-
band) have been steadily increasing, as can be seen in Table 5.1. One reason is that scaling has
considerably reduced the power required to fully transition a MOS device gate voltage from ground
to supply. As the minimum device length shrank, the maximum achievable W/L ratio increased
for a given mixer driver power dissipation, permitting the handling of larger currents before a given
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distortion threshold was reached. This effect can be captured in (5.2) in which a passive mixer figure
of merit (FOM) is proposed which is composed of the product of the power required to drive the
passive mixer and the passive mixer on resistance. Clearly, a lower FOM is superior than a higher
FOM in this case. It can be seen that the result is inversely proportional to (1.12), showing that as
the minimum device dimension decreases by a factor K, the maximum operating frequency of the
passive mixer for a given power dissipation increases by a factor of K2.
FOMPassiveMixer = P ·R = WLCoxV
2
DDf
W
L µnCox(VDD − VTH)
=
L2V 2DDf
µn(VDD − VTH) (5.2)
In the context of a large-signal handling receiver, however, all of the aforementioned architectures
remain limited in their signal handling capability by the initial V-I conversion in the receiver. The au-
thors of [101] proposed the use of an inductively degenerated common-source LNA but did not build
it. Later, the architecture proposed in [101] was implemented, both with a stacked NMOS/PMOS
inductively degenerated LNA [102] and with a cascoded NMOS inductively degenerated LNA [51].
In the case of [102], large signal operation was not reported. In [51] input P−1dB was reported to
be -14dBm but it is unclear if this number corresponds to in-band signals. Similarly, out-of-band
large-signal operation is not reported for the other receivers with the exception of [13]. The receiver
in [13] reports an out-of-band desensitization of -24dBm at a 400MHz offset frequency, with the
performance improving to -10dBm by 500MHz, -6dBm by 800MHz and about 0dBm by 2.4GHz
offset. This 0dBm number may be benefiting from the reported 6GHz RF bandwidth of the receiver
in which the input signals are attenuated prior to effecting any desensitization. As the LO frequency
is 400MHz in this case, the blocker frequency is at 2.8GHz and likely achieves some filter attenuation
benefit at RF in addition to baseband. Regardless, it appears that the LNA or LNTA is limiting the
desensitization performance of the receiver to well below a magnitude commensurate with that of
the supply rail. Hence, there exists a need to design an LNA or LNTA with which rail-to-rail input
operation of the receiver may be achieved.
5.2 Prior Art in CMOS LNAs and LNTAs
5.2.1 Current Sharing
As conveyed in Section 1.6, scaling has also permitted the utilization of PMOS/NMOS RF
low noise amplifiers in recent years. As such, there has been no shortage of activity in this area.
Like PMOS/NMOS baseband “rail-to-rail” opamp architectures, such LNAs and LNTAs have the
potential to operate over a wider input signal range than do LNAs or LNTAs utilizing only one type
of MOS device.
Many PMOS/NMOS LNA or LNTA architectures present in the literature exploit the availability
of both types of device to take advantage of the current sharing enabled by stacking two single-stage
amplifiers operating in parallel from a small-signal perspective. For example, [106] [103] [102] [13]
all stack NMOS and PMOS common-source (CS) amplifiers, while [107] stacks NMOS and PMOS
common-gate (CG) amplifiers. The work in [49] exploits current sharing between parallel CS and
CG stages, while the transconductor in [104] exploits current sharing within a cross-coupled CG/CS
stage.
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5.2.2 IM2 Cancellation
Cable television tuners must process an effectively ultra-wideband signal with widely varying
signal strength across the band at any given time. Because of this, not only is odd-order intermod-
ulation distortion important, but even-order IMD and HD can show up almost anywhere within the
effective signal band. For example, IM2 distortion from strong cable TV channels at low frequencies
can corrupt the signal of weaker channels at approximately double the strong channel frequency. Al-
though differential circuits can improve IIP2 performance of RF amplifiers, the single-ended cabling
present in these systems necessitates at least some single-ended amplifiers within the system. One
solution to this problem is to place NMOS and PMOS common-source stages in parallel without
current sharing [108] [109] [110]. In this case, the parallel NMOS and PMOS stages act effectively as
two halves of a differential circuit assuming that they can be matched. This concept has also recently
been extended [111] to confer the benefit of IM2 cancellation on a common-gate, common-source
amplifier utilizing the noise cancellation concept described in [112].
5.2.3 IM3 Improvement in Common-Gate/Common-Source Noise
Cancelling LNAs
Noise-cancelling LNAs that combine the wideband input matching properties of the common-
gate LNA with the high transconductance values associated with a common-source LNA have been
reported extensively since the work performed in [112]. Combined common-gate/common-source
LNA architectures can also be engineered such that nonlinear distortion components arising from
the common-gate amplifier can be made to cancel [113]. The architecture of [48] exploits the fact that
the derivative of the common-gate transconductance g′m of NMOS and PMOS common-gate devices
is different, while gm and g
′′
m remain the same. This results in an extra degree of freedom by which
additional suppression of third-order distortion may be achieved. However, this IM3 cancellation
scheme is relevant only for blocker levels as large as -20dBm, as higher-order distortion terms are
not canceled.
5.2.4 Remarks
Despite the profusion of CMOS LNA and LNTA architectures, none purport to exhibit any wide-
swing or large-signal handling capabilities. Although the CMOS push-pull LNAs that provide IM2
cancellation ameliorate the abrupt turn-off behavior of the MOS device, no evidence of odd-order
IMD cancellation or large-signal handling is demonstrated or claimed. However, it seems as if the
input-output characteristic stitching behavior inherent in class-AB push-pull topologies is indeed a
promising path towards enabling a large voltage at the receiver input. In order to enable an even
larger input, the push-pull LNTA should comprise a differential topology, as depicted in Fig. 5.1.
Missing in Fig. 5.1 are the actual transconductance (TC) elements to be used, which is the topic to
be considered next.
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Figure 5.1: General CMOS push-pull LNTA topology.
5.3 Evolution of Wide-Swing CMOS Common-Gate LNTA
5.3.1 Considering a Common-Source Push-Pull LNTA
In addition to effecting a voltage-to-current conversion at the input, the LNTA should also
provide a measure of buffering between the passive mixer and the antenna. Without such buffering,
the LO signal may couple through to the antenna, possibly resulting in detectable LO radiation that
violates the specified emissions mask of the transmitter with which the receiver is typically integrated.
This radiation may also reflect off an external antenna and couple back into the antenna, resulting
in time-varying LO self-mixing that results in large and difficult-to-cancel baseband signal offsets
[11]. Proper isolation between the output and input ports of an LNA or LNTA is typically ensured
via the use of a cascode device at the drain of the transconductor.
When handling a large input signal, the finite resistance of a passive mixer’s switches results in a
voltage appearing at the input that is a function of both the input and LO signals. For an optimally
designed passive mixer with switches just large enough to pass the maximum input signal, this voltage
may be appreciable. If present at the drain of a short-channel input transconductor, this signal
may modulate the transconductor device channel length and operating region, resulting in excessive
distortion and unintended signal mixing. Using a cascode device to separate the transconductor from
the passive mixer dramatically reduces the extent to which such undesirable interactions occur.
Unfortunately, the use of this important technique is not consistent with the practical realization
of a wide-swing common-source push-pull LNTA. To see why, the reader may consider as in Fig. 5.2a
a simple cascoded common-source amplifier. In the typical case, the cascode device is sized to be
the same as the input device in order to minimize the parasitic capacitance between the two nodes
[114]. Neglecting the body effect, as the transconductor gate input voltage is increased, the drain
voltage decreases by the same amount. The requirement to maintain the transconductor operation
in the saturation region is given by (5.3):
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Figure 5.2: Available signal swing of cascoded common-source and common-gate transconductors.
vDS > vGS − VTH (5.3)
As a result, the maximum input voltage allowable before the device nominally enters the triode
region of operation is given by (5.5):
VDD − (VOD + VTH + vIN ) > (VOD + VTH + vIN )− VTH (5.4)
VDD − 2VOD − VTH
2
> vIN (5.5)
The minimum input voltage allowable before the device enters the cut-off region is vIN = −VOD
for a total input voltage span of (VDD − VTH)/2.
Of course, the device will begin transitioning into the triode region well before this point and
experience an attendant loss in transconductance. Although the cascode device may be made larger
to mitigate this effect, doing so for the PMOS device quickly adds enough parasitic capacitance to
result in noticeable signal current losses to ac ground. More capacitance at this node also reduces
the source degeneration impedance whose feedback attenuates the noise contribution of the cascode
device.
By contrast to the common-source case, the transconductor drain voltage of the cascoded common-
gate amplifier tracks with the input in the absence of the body effect, as depicted in Fig. 5.2b. In this
case, the device drain-source voltage is roughly constant and the requirement to maintain transcon-
ductor operation in the saturation region is still given by (5.3). As a result, the minimum input
voltage allowable before the device nominally enters the triode region of operation is given by (5.6):
VDD − (VOD + VTH − vIN )− vIN > VOD + VTH − vIN
vIN > 2VOD + VTH − VDD
(5.6)
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The maximum voltage allowable before the device enters the cut-off region is vIN = VOD for
a total input voltage span of (VDD − VTH − VOD). For a small VTH and VOD, the common-gate
amplifier maintains nearly twice the available signal swing as does the common-source amplifier,
making it more suitable for a large signal handling LNTA.
One disadvantage of the common-gate LNTA is the relatively high noise figure of 1+γ. However,
in the CMOS process utilized in the foregoing experiments, γ = 0.5 for NF=1.8dB in simulation,
which is well below the required NF of all major cellular communications standards. It is expected
that the use of the wide-swing LNTA will also relax filtering requirements prior to the LNTA in
many applications. Relaxing the filtering requirements leads to lower loss in the initial filtering,
improving the composite noise figure of the LNTA and up-front filter, assuming such an up-front
filter is even still required. Another disadvantage of the common-gate LNTA is that the small signal
transconductance is fixed by the 50Ω real impedance at the input that is required for optimal power
matching to the driving source. The resultant 20mS transconductance is 3-4 times less than what
might be achieved in an inductively degenerated common-source amplifier. Choosing the common-
gate LNTA topology thus places an atypically large noise burden on the passive mixer and baseband.
However, for the purposes of this project, the capability of handling a large input signal is paramount
and the noise burden of the other receiver circuit blocks must be improved on a case-by-case basis.
5.3.2 Choice of Stacked vs. Parallel Topology
Given that a CMOS common-gate LNTA is most desirable for large input signal handling, the
question remains whether to implement it in a parallel or stacked topology, as depicted in Fig. 5.1.
The parallel topology clearly gives a wider signal swing, but the stacked topology results in quiescent
current and inductor area savings, the latter of which comes about due to one less required input
tuning inductor. One method to obtain the best of both worlds is to increase the power supply rail
voltage to allow for greater signal swing and to stack the transistors. In this case, the peak input
signal swing would be dictated by maintaining a safe margin away from the device oxide breakdown
voltage. In a deep submicron CMOS process, the NMOS oxide breakdown voltage is slightly over
2V. By adopting a supply voltage rail of 1.5V and constraining the maximum vGS to be about
1.2V, the risk of long-term oxide degradation is substantially mitigated. Were a supply rail of 1.5V
adopted and a parallel topology adopted, the maximum vGS would be much higher at about 1.9V,
but would be risky in terms of potential oxide failure. Hence, a stacked topology is chosen.
5.3.3 Device Sizing in a Stacked Topology
Once the decision to design with a stacked topology is made, the next design choice is to
determine the approximate sizing and quiescent current consumption of the stacked structure. One
obvious constraint is the requirement of a composite differential transconductance equal to about
gm = 1/(50Ω). The required single-ended, single-device transconductance is the same. The quiescent
current drawn by each half of the structure is roughly given by (5.7) assuming for design purposes
a square-law MOSFET I-V characteristic.
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Figure 5.3: Biasing strategy for stacked class-AB common-gate LNTA.
ID =
1
2gmVOD
VOD = VGS − VTH
(5.7)
Operating the input devices of the LNTA in the saturation region guarantees that the noise
figure of the LNTA is minimized under small-input signal operation. Doing so is vital given that
the achievable noise figure of the common-gate LNTA is relatively large to begin with. One reason
operating the input devices in saturation minimizes noise figure of the LNTA is that the isolating
cascode devices are degenerated by a high impedance, driving their effective noise contribution to
the output current to zero. Operating the input devices of the LNTA in the saturation region also
maximizes effective input transconductance as a function of quiescent current.
In order to ensure robust operation in the saturation region over PVT corners, a voltage margin
VMG=0.2V is typically utilized such that VDS >= VGS − VTH + VMG. Having chosen the LNTA
structure and considering the known biasing conditions for the LNTA upper half, as shown in Fig.
5.3, the input device overdrive voltage is determined by (5.10) if a square-law MOSFET model is
assumed. Combining (5.10) with (5.7) yields the quiescent current of each branch of the LNTA.
VDD − VOD − VTH − 12VDD = VOD + VMG (5.8)
VDD
2 − VMG − VTH = 2VOD (5.9)
1
2 (
VDD
2 − VMG − VTH) = VOD (5.10)
Using low threshold voltage MOS devices with VTH=250mV and for VDD=1.5V, the approximate
required overdrive voltage VOD is 150mV. Along with the gm requirement, this dictates the device
width sizing and sets a quiescent current per LNTA half of about 1.5mA. Although there exists
a degree of freedom in sizing the cascode device, in general the cascode device is sized to be the
same as the input device in order to trade off the impedance seen by the input device drain and to
minimize parasitic capacitance at the interdevice node.
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Figure 5.4: Stacked push-pull LNTA large-signal current flows.
5.4 General Theory of LNTA Operation
Visually considering the operation of a stacked push-pull LNTA of general transconductor as in
Fig. 5.4 shows that each of the transconductors operates for slightly over one-half of a sinusoidal
input cycle. The complete sinusoidal output is obtained by splicing together the ac output wave-
forms via capacitive coupling. When the NMOS and PMOS half-cycle currents are combined, the
large even-order harmonics resulting from the turn-off of the transconductor devices are largely can-
celed. Although slightly imbalanced NMOS and PMOS devices result in some remaining even-order
distortion products on each of the LNTA single-ended outputs, they are attenuated again by about
an order of magnitude in the differential-mode output current due to their common-mode nature.
Low-frequency even-order IMD product currents are blocked by the output capacitors and instead
flow through the large inductors to the supplies.
Whether implemented with common-source or common-gate devices, one important implication
of utilizing a differential push-pull LNTA is the generation of low-frequency (including dc) current in
the common-mode output, as depicted in Fig. 5.4. Both NMOS and PMOS transconductors conduct
current primarily in one direction, effecting a strong second-order nonlinearity which gives rise to a
dc component in the output current of each device. This current passes through the inductors to the
supply rails where it effects a static power dissipation proportional to the strength of the input signal.
In a more accurate sense it is the low-frequency envelope which is generated by the second-order
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Figure 5.5: Circuit structure utilized for quantitative analysis of LNTA.
transconductor nonlinearity and is shunted to the supply rails by the frequency-selective impedance
division of the large inductor and output capacitor. Although matching the characteristics of NMOS
and PMOS devices at the quiescent point is possible in principle via the use of separate NMOS and
PMOS constant-gm biasing, maintaining exactly the same operation over the entire signal swing is in
general not possible due to the different nonlinear characteristics of the device types. For example,
mobility degradation effects in NMOS devices are noticeably greater than in PMOS devices because
the inherent mobility of electrons is greater than that of holes. In this case, the low-frequency
large-signal envelope current generated by the NMOS and PMOS halves of the circuit may differ by
20-30% even if the quiescent currents are matched.
In order to regulate the common-mode input voltage, this current must be sourced by a common-
mode feedback OTA itself class-AB in nature, as its output current should only be large when the
LNTA input signal is large. To properly source this envelope current, the unity-gain bandwidth
of the OTA open-loop response should be greater than the maximum frequency at which signifi-
cant components of the input signal envelope are present. Large OTA loop gain values attenuate
low-frequency envelope signal appearing at the input common-mode voltage. When present at a
significant power level, this signal then adds to the input signal and nonlinear interaction within the
active devices results in successive powers of cross-modulation distortion appearing on the output
signal current and any on distortion products generated by the input signals. Although this dis-
tortion may be removed using the scheme shown in Fig. 6.9, the presence of frequency-dependent
attenuation of the baseband envelope at the LNTA input common-mode voltage serves to increase
the complexity of the distortion cancellation scheme.
5.5 Obtaining Near-Constant LNTA Transconductance
5.5.1 General Concept
Assuming that the MOSFET devices of the LNTA can be well-modeled by the long-channel square-
law equation (5.11) and denoting the single-ended input voltage of the LNTA as the variable x, the
I-V relation of one half of the LNTA can be expressed as in (5.12)-(5.13). This expression assumes
a split supply in order to exploit the symmetry of the stacked LNTA in the analysis. In this case as
illustrated in Fig. 5.5, x = 0 in the quiescent condition, while VSUP=VDD/2 and VB is the difference
between the bias voltage on the gate of the input MOS device and the quiescent input voltage. Both
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Figure 5.6: Calculated output characteristics of single-ended LNTA for square-law MOSFET model.
a) Output current. b) Transconductance. c) Residual after removal of small-signal linear fit.
the I-V and gm-V relations are plotted in Fig. 5.6, showing a roughly linear dependence on the input
variable x when both devices are operating in the saturation region and a quadratic dependence of
the input variable x when one device is operating in the saturation region and the other device
is operating in the cutoff region. In this case, the drain-source voltage VDS of the input device is
assumed to be constant, as implied by the qualitative description of the circuit in Section 5.3.1. For
illustrative purposes, the gm-V relation for the single-ended output current is computed in (5.14)
when the NMOS and PMOS device widths are sized to have the same transconductance as a function
of voltage. In this case, there exists a small region of constant transconductance bounded by regions
of transconductance as a linear function of input voltage. In Fig. 5.6 this constant region is tilted
slightly due to the mismatched characteristics of the NMOS and PMOS devices.
Isq =
1
2
W
L µ0Cox(vOD)
2(1 + λVDS) (5.11)
vOD = VG − vS − VTH
vOD,n = max(VB − VTH,n − x, 0)
vOD,p = max(VB − VTH,p + x, 0)
(5.12)
In,sq(x) =
1
2
Wn
L µn,0Cox(vOD,n)
2(1 + λnVDS)
Ip,sq(x) = − 12 WpL µp,0Cox(vOD,p)2(1 + λpVDS)
Itot,sq(x) = Ip,sq(x) + In,sq(x)
(5.13)
gm,tot(x) =

K(VB − VTH − x) x < −(VB − VTH)
2K(VB − VTH) −(VB − VTH) < x < VB − VTH
K(VB − VTH + x) x > VB − VTH
(5.14)
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Figure 5.7: Intuitive shape of multiplicative term required to effectively linearize LNTA.
In order to create a I-V characteristic that is roughly linear over the entire input span, it is
required to reduce both the current (and equivalently, transconductance) as an increasing function
of max(|x− VOD|, 0). As depicted in Fig. 5.7, the current and transconductance can be multiplied
by a function decreasing in magnitude from a factor of 1 to a factor of 0.25 to bring the overall I-V
characteristic to a condition in which the total mean squared deviation from the linear condition is
significantly reduced.
It might appear at first glance that subtraction of the nonlinear portion of the characteristic
would be a more sensical approach than multiplication. One reason that this is not the case is that
additional subtracting devices placed in parallel with the existing input devices would invariably add
more noise to the system. A second reason is that nonlinear effects operating on the MOS devices
in the LNTA are already effectively multiplying the input current by a function decreasing roughly
as max(|x− VOD|, 0), as described in the following section.
5.5.2 Mobility Degradation Effects
The current-voltage characteristic of the short-channel MOS devices utilized in this work is
already linearized to a certain extent by the presence of mobility degradation effects. As described
in [95, pg. 589], both the horizontal and vertical electric fields in the drain-to-source channel reduce
the effective mobility of the transistor as a function of gate-to-source voltage (5.15), where vsat is
the saturation velocity of carriers within the channel. For the purposes of the analysis here, this
effect is consolidated into multiplicative factors V Sn(x) and V Sp(x) that are used to multiply each
of the two device type currents in (5.13).
µeff =
µ0
1 + (θ + C)vOD
= µ0V S(x) (5.15)
C =
µ0
2Leffvsat
(5.16)
Due to the different scattering effects of holes and electrons, both µ0 and θ differ considerably
between NMOS and PMOS devices. As a result, V Sn and V Sp can differ considerably, lending
an asymmetry to the large-signal operation of the LNTA half-circuit. This asymmetry, alluded to
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Figure 5.8: Nonlinear effects contributing to the effective linearization of the LNTA for large signals.
a) Mobility degradation (V Sn(x), V Sp(x)). b) Transition into triode region (Fs,n(x), Fs,p(x)).
earlier in Section 5.4, results in the generation of even-order distortion products that are isolated
from subsequent stages of the receiver by the ac-coupling capacitor (for low-frequency IMD products)
or by frequency separation (for high-frequency harmonics and IMD products). The asymmetry also
results in different large-signal dc and low-frequency IM2 currents that must be sourced by the
class-AB OTA at the center of the LNTA. For Leff=70nm and vsat = 1×105 m/s and for extracted
values of θp, θn, µ0,n, and µ0,p, V Sn(x) and V Sp(x) are plotted in Fig. 5.8a.
Incorporating these effects into the MOS I-V relation yields (5.17)
Itot,md(x) = Ip,sq(x)V Sp(x)− In,sq(x)V Sn(x) (5.17)
Plotting (5.17) as a function of input voltage yields the asymmetric curve in Fig. 5.9. Although
the asymmetry of Fig. 5.9 obscures the full extent of the improvement in linearity, taking the differ-
ential output current using the relation in (5.18) (which neglect the effects of differential mismatch)
yields a visually superior result. As even-order distortion products are of minimal concern in the
current output of the LNTA, the relation in (5.18) is the one of immediate relevance to the design,
as odd-order IMD products end up dominating the in-band output error.
Idiff,tot,md(x) = Itot,md(x)− Itot,md(−x) (5.18)
Taking the derivative of (5.18) with respect to the input voltage yields the differential transcon-
ductance as a function of input voltage. Plotting both as a function of the input voltage as in Fig.
5.10 makes evident the reduction in integrated mean squared error along each of the curves. The
result shown in Fig. 5.10 suggests that if another function similar to that resulting from mobility
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Figure 5.9: Calculated output characteristics of single-ended LNTA for MOSFET model incorpo-
rating mobility degradation effects. a) Output current. b) Transconductance. c) Residual after
removal of small-signal linear fit.
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Figure 5.10: Calculated output characteristics of differential LNTA for MOSFET model incorporat-
ing mobility degradation effects. a) Output current. b) Transconductance. c) Residual after removal
of small-signal linear fit.
degradation effects were present, the resultant I-V characteristic would be nearly linear and the
gm-V characteristic nearly constant.
5.5.3 Transition into Triode Region and Body Effect
In addition to providing a significant measure of isolation between the receiver input and the
passive mixer, the presence of the cascode devices also maintains a relatively constant drain-to-source
voltage across the input devices when the input devices are in strong inversion, as described in Section
5.3.2. As the magnitude of the input voltage increases, increasing the gate-to-source voltage of the
99
input device, the input device eventually transitions into the triode region of operation. Multiplying
the current-voltage relation by a “saturation function” Fs [115] can account for the effect of this
operating region transition on the drain current of the input transistor. Given by (5.19), Fs is seen
to approach unity as the drain-source voltage V
′
DS >> VD,SAT , to equal
1
2 when V
′
DS = VD,SAT and
to approach zero as V
′
DS → 0, where V
′
DS = VDS + ID(RS +RD) ≈ VDS .
Fs =
V
′
DS
VD,SAT
(1 + (
V
′
DS
VD,SAT
)β)1/β
(5.19)
For the purposes of this analysis, βp is taken to be 1.4 for PMOS devices and βn to be 1.8
for NMOS devices as in [115]. Although in principle VD,SAT =
vOD
1+C(vOD/(1+θvOD))
to account for
mobility degradation effects, it was found during the course of this study that modeling VD,SAT =
vOD produced a more faithful representation of the qualitative results obtained in simulation.
Due to this smooth transition into the triode region, the equality of VDS and VD,SAT does not
happen as quickly as predicted by the idealized model presented in Section 5.3.2. As the input voltage
x increases in magnitude, the active input device begins entering the linear region, decreasing the
magnitude of ∂I/∂x from what it would have been in the saturation region. As the active cascode
device remains in the saturation region, the term ∂vGS,casc/∂x also decreases in magnitude from
what it would have been if the active input device had remained well within the saturation region.
Therefore, the drain-source voltage of the active input device actually increases a small amount as
the input voltage magnitude approaches its maximum, slowing the transition into the triode region.
Furthermore, because the source voltage of the cascode device is larger in magnitude than the
source voltage of the input device, the change in source voltage of the cascode device as a function of
input current is smaller than the change in source voltage of the input device as a result of the body
effect. Due to this effect, the drain-to-source voltage of the active input device increases further still
as the input voltage magnitude approaches its maximum.
It was found in simulation that incorporating this effect into the analytical model roughly entailed
modifying (5.19) to (5.20), where K=0.2. Replacement of VDS with VDS,Init±Kx was also performed
in the modeling of the channel-length modulation. Here, VDS,Init is the value of VDS when x = 0.
Fs,n =
VDS,Init−Kx
VD,SAT
(1 + (
VDS,Init−Kx
VD,SAT
)βn)1/βn
Fs,p =
VDS,Init+Kx
VD,SAT
(1 + (
VDS,Init+Kx
VD,SAT
)βp)1/βp
(5.20)
Although the terms in (5.20) are of a different form than those in (5.15), when plotted as a
function of x in Fig. 5.8b, they have roughly the same qualitative behavior. Adding them to the
total current equation yields (5.21).
Itot,lintrans(x) = Ip,sq(x)V Sp(x)Fs,p(x)− In,sq(x)V Sn(x)Fs,n(x) (5.21)
For even more accurate modeling, the body effect is added to the overall current equation through
the substitutions in (5.22).
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Figure 5.11: Calculated output characteristics of differential LNTA for MOSFET model incorporat-
ing continuous transition from MOS saturation to triode region. a) Output current. b) Transcon-
ductance. c) Residual after removal of small-signal linear fit.
VTH,p = VTH,0,p + γp[
√
2ΦF + VSUP − x−
√
2ΦF ]
VTH,n = VTH,0,n + γn[
√
2ΦF + VSUP + x−
√
2ΦF ]
(5.22)
Manipulating (5.21) in the fashion of (5.18) to obtain the differential I-V relation after these
modifications to the LNTA model yields the I-V and gm-V characteristics in Fig. 5.11.
It is important to note that while the effects due to mobility degradation in the MOS devices are
mostly predetermined due to the constraint that the device lengths (especially those of the PMOS)
must be near the minimum allowable by the process lithography, the properties of Fs,p and Fs,n
may be engineered in order to achieve quasi-linear results qualitatively similar to those depicted in
Fig. 5.11 by altering the abruptness of the transition of the triode region. This can be done by
changing the size or gate bias of the cascode device, the precise values of which are not critical to
the small-signal operation of the LNTA.
5.5.4 Modeling Subthreshold MOS Conduction
Infinite derivatives of the gm-V curve as seen in Fig. 5.11b cannot exist in a physical device.
Properly modeling this section of the curve requires a smooth transition of the MOS region of
operation from strong to weak inversion. This can be done by replacing vOD with the expression
in (5.24), where the value of “n” represents the subthreshold parameter and can be modeled as
1 + γ
2
√
2ΦF−VBS [116]. For the low threshold voltage transistors used in the LNTA design, n ≈ 1.05
and is only a very weak function of the value of x.
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Figure 5.12: Calculated output characteristics of differential LNTA for MOSFET model incorpo-
rating subthreshold conduction effects. a) Output current. b) Transconductance. c) Residual after
removal of small-signal linear fit.
vOD,n = 2nVt ln(1 + exp((VB − VTH,p + x)/(2nVt))) (5.23)
vOD,p = 2nVt ln(1 + exp((VB − VTH,n − x)/(2nVt))) (5.24)
Vt =
kT
q
(5.25)
With these changes made to the model, the I-V and gm-V curves appear as in Fig. 5.12. In this
case, the transconductance is constant to within +/- 10% over the entire input range and deviates
no more than 20% from the value at the quiescent point.
5.5.5 Intuition of Device Physics Applied Towards General Concept
In summary, the twin effects of the mobility degradation and the smooth transition of the input
device operating region from saturation to linear result in a steady attenuation of the output current
and net transconductance as a function of input voltage. Taken together, the composite attenuation
functions applied to the NMOS and PMOS devices approximate a Gaussian-like function, as depicted
in Fig. 5.7b. As such a function is repeatedly applied (Fig. 5.13), the sides of the gm-V plot are
progressively curved inwards to form the W-like shape shown in Fig. 5.12b. Because the initial
simple-square-law model featured a discontinuity when one of the devices enters the cut-off region,
the negative dips in transconductance persist as progressive refinements to the MOS modeling are
applied. For this reason, the final curve has a W-like shape that can not qualitatively be improved
upon.
Although the foregoing description is intuitively accurate, from a mathematical standpoint it is
only half correct, considering that the composite I-V curve can be decomposed into two functions.
One, Itot,sqr(x), represents the original square-law current relation while also accounting for sub-
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Figure 5.13: Intuitive illustration of generation of transconductance W-shape.
threshold and body effects. The other, Fatten(x), represents the effects of the mobility degradation.
The transconductance is given by (5.26). Using the chain rule it can be seen that the above intuition
explains only the first half of the transconductance relation.
Itot(x) = Itot,sqr(x)Fatten(x)
gm(x) =
∂Itot(x)
∂x
=
∂Itot,sqr(x)
∂x
Fatten(x) + Itot,sqr(x)
∂Fatten(x)
∂x
(5.26)
Taking the derivative of a Gaussian function and multiplying it by the square-law current relation
generates another W-shaped curve which is then added to the original as depicted in Fig. 5.14,
reinforcing the final characteristic W-shape of the gm-V curve.
5.5.6 Total IMD Product Error as Function of Input Voltage Magnitude
Maintaining a relatively constant transconductance in the LNTA in the manner described above
substantially reduces the magnitude of the composite IMD products generated when large signals are
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term.
applied. One way to think about this is to consider that the shape of the LNTA gm-V curve starts
out very similar to a pure 2nd-order function (implying a pure third-order nonlinearity). Therefore,
in a swept-amplitude IIP3 simulation using CW tones, the input-referred error will begin rising with
a slope of 3 in a manner similar to an ordinary RF circuit. As the amplitude of the input blockers
approach the minima of the gm-V curve, the rate of increase in IMD product amplitude will decrease
such that the input-referred IMD error curve begins to flatten out. Since the W-shape of the gm-V
curve implies a sinusoid-like effective nonlinearity (because as the gm-V curve is integrated to obtain
the I-V curve, a sinusoid integrates to a co-sinusoid with a 90◦ phase shift), the terms of the Taylor
series which approximate the nonlinearity alternate in sign, providing for a degree of cancellation of
correlated IMD terms of higher order. As the higher-order IMD terms begin to cancel each other as
the inflection point is passed, the slope of the input-referred error as a function of blocker magnitude
may even turn negative for some period.
Eventually as the input signal voltage magnitude increases, it traverses the outer tails of the
W-shaped gm-V characteristic. When zoomed out, as in Fig. 5.15, the W-shape again appears to
be roughly a pure second-order function (implying a pure third-order nonlinearity). Therefore it is
expected that the input-referred error rises again at a slope of 3 for very large input blocking signals.
In fact, this predicted behavior is observed when a two-CW tone blocking condition is applied
to the I-V transfer characteristic. In Fig. 5.16a, two equal CW blockers are applied to the I-V
model in Fig. 5.15. The input-referred IMD products at first rise with a slope of 3. Gradually the
higher-order IMD products begin to cancel each other out until near-perfect cancellation is achieved.
Beyond this point, the input-referred IMD products begin to rise with a slope of 3 again. However,
at this point it can be seen in Fig. 5.17 that the input-referred IMD products are about 40dB less
than they would have been had the IMD products continued to rise at a slope of 3 for the entire
sweep.
Another very important type of blocking condition to be discussed in subsequent chapters is
that of asymmetric blocking. In this case, one of the blocker signals is much larger than all of the
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Figure 5.15: Calculated output characteristics of differential LNTA for MOSFET model incorporat-
ing subthreshold conduction effects, for wide input range. a) Output current. b) Transconductance.
c) Residual after removal of small-signal linear fit.
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Figure 5.16: Calculated input-referred upper-sideband IMD products for two-CW-tone blocking
scenario. a) For two equal magnitude CW blockers. b) For asymmetric CW blockers.
rest. This situation wherein the blocking scenario is dominated by one very large jamming signal
arises frequently in applications such as FDD communications (where the TX leakage dominates), in
implantable circuits requiring both power and data wireless links (where the power link dominates),
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Figure 5.17: Calculated input-referred upper-sideband IMD products for two-CW-tone blocking
scenario with slope-of-3 labels. a) For two equal magnitude CW blockers. b) For asymmetric CW
blockers.
and in hostile military environments where large jammers are used to prevent enemy communications.
In this case, a very large CW blocker is applied to the transfer function in Fig. 5.15 along with
a smaller CW blocker of magnitude 29dB lower. We see in Fig. 5.16b that the conclusions of the
symmetric blocking condition hold here as well.
5.5.7 LNTA Compression
A relatively constant transconductance in the LNTA also directly implies that the small signal
compression resulting from the LNTA is also bounded. As a result, the out-of-band 1-dB desensiti-
zation point of the LNTA is very high, and may not even exist at all. To see why, the reader may
consider a blocking scenario consisting of one large blocker and one small desired signal. In this
case, the Taylor series of the nonlinear I-V curve may be taken with respect to the small desired
signal and the output expressed as (5.27).
iOUT (t) ≈ gm(vBLOCKER(t))vDESIRED(t) (5.27)
The small signal gain change as a function of input voltage can be computed as (5.28).
∆Gain = E[gm(vBLOCKER(t))]− gm(0) (5.28)
Plotting ∆Gain for the gm-V relation responsible for the curve in Fig. 5.15b and a large sinusoidal
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Figure 5.18: Calculated input-referred LNTA out-of-band desensitization (160MHz offset) for a
CW-tone blocking scenario. a) Effective transconductance. b) Relative transconductance.
blocker results in the curve shown in Fig. 5.18. Like the output IMD products, the nonmonotonicity
of this curve follows directly from the nonmonotonicity of the gm-V characteristic. In this case, the
1-dB desensitization point does not exist. In reality, the 1-dB desensitization point of the LNTA will
be limited by the current-shunting action of the input device parasitic source-to-bulk diodes once
the diode turn-on voltage is exceeded.
5.6 Implementation and Simulation Results
Based on the foregoing calculations and intuition, a stacked push-pull common-gate LNTA was
designed using low-threshold voltage devices in a 90-nm RF CMOS process. Shown using a simplified
schematic in Fig. 5.19, the gate voltages of the input devices are defined with replica bias loops
that ensure that the quiescent current flowing through the structure is proportional to the input
bias current. The source voltages of the input devices are defined at VDD/2 by the OTA with the
class-AB architecture dictated by the requirements imposed by the large-signal mismatch between
PMOS and NMOS devices.
5.6.1 Static Swept Input Simulations
The static current and transconductance of the LNTA are obtained by removing the ac-coupling
capacitors from the output terminals and replacing them with ideal voltage sources that monitor
the output current. Although memory effects are not taken into account in this simulation, it is
found that the results gleaned from this simulation correspond well to the results involving the
application of high-frequency signals to the LNTA while producing a reassuring correspondence
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Figure 5.19: Simplified schematic of implemented LNTA.
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Figure 5.20: Static LNTA simulation: transconductance as function of differential input voltage over
corner.
with the memoryless analytical results presented in the foregoing sections. Furthermore, ideally
terminating the LNTA output reflects the fact that the frequency-translated baseband impedance
seen at the output of the LNTA by large out-of-band blockers in a real receiver implementation is
very small so long as large passive mixer switches and a large baseband filtering capacitor is used to
generate a low impedance at the blocker baseband offset frequency.
Subtracting the currents from the two halves of the LNTA yields the differential output current
and removes the second-order nonlinear terms from the I-V characteristic. Taking the derivative of
the output I-V characteristic yields the gm-V characteristic, which is plotted in Fig. 5.20. Removing
the linear fit at the quiescent point from the output I-V characteristic also yields the residual-V
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Figure 5.21: Static LNTA simulation: small signal linear fit residual as function of differential input
voltage over corner.
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Figure 5.22: Static LNTA simulation: S11 as function of differential input voltage over corner.
characteristic, plotted in Fig. 5.21. These simulation results are obtained over 3-σ MOS device
corner, temperature, and supply voltage variation. Interesting extrema of the corner sweeps are
highlighted in Figs. 5.20 and 5.21.
It is important to note that the constant-transconductance behavior of the LNTA also guarantees
a good 50Ω match to the antenna over input signal swing. This is tested during the static sweep by
performing an ac analysis at each point of the dc sweep. The results of this test shown in Fig. 5.22
reveal that the return loss S11 varies only a few dB from a minimum of -20dB over the typical case
rail-to-rail signal swing and never exceeds -13dB.
The foregoing simulation results were obtained via constant-current biasing over MOS device
corner, temperature, and supply voltage variation. Even if all three parameters are simultaneously
varied to their extremes, the defining characteristics of the LNTA are still present, namely a relatively
constant gm-V curve and a nonlinear current residual that is on the order of a magnitude less than
the peak output current of 30mA.
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Figure 5.23: Miscellaneous dynamic LNTA simulations using QPSS/QPNOISE. a) Effective
transconductance gain. b) Noise figure. c) Quiescent current.
5.6.2 Dynamic Swept Input Simulations
In order to confirm the link between the static swept input simulation and actual operation,
several QPSS simulations were performed to examine the dynamic performance of the LNTA under
typical conditions. Due to the fact that in this case, the peak-to-peak transconductance and nonlinear
current residual variation are about half that of the calculated model, it is expected that compression
effects and input-referred IMD products will be about half of that predicted using the calculated
model. In this case, the ESD typically present at the input of the LNTA is removed, although an
ideal capacitor modeling the total capacitive load at the LNTA/chip input is utilized.
5.6.2.1 Compression Simulations
Using a QPSS simulation, the small signal transconductance gain of the LNTA is determined by
applying a small desired CW signal at 2.14GHz along with a large blocker CW signal at 1.98GHz (a
160MHz offset). It is seen that over the course of the input sweep, the LNTA gain drops by at most
only 0.3dB as shown in Fig. 5.23a. If the input blocker power were increased past the maximum
value shown on this plot, the transconductance curve would eventually reach a point where it drops
sharply, corresponding to the input power at which the parasitic source-to-bulk diodes of the input
devices turn on.
5.6.2.2 Noise Simulations
As the input blocker signal increases in magnitude, the output noise increases due to the reduced
source degeneration available to the cascode devices. The input devices only approach the edge of
the triode region and hence the noise figure due to these devices remains the same at 1 + γ, which
is independent of the device transconductance. In any event, the transconductance changes little.
Performing a QPNOISE analysis while sweeping the input blocker as a function of blocker amplitude
results in the curve shown in Fig. 5.23b. It is seen that the noise figure rises from about 1.8dB to
4.2dB. Although this is a relatively large increase, it should be taken into the context that most
wireless communications standards effectively allow for a 3dB increase in input-referred error power
under blocking conditions.
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Figure 5.24: Dynamic LNTA odd-order two-tone IMD simulations using QPSS (second tone 29dB
less than large tone). a) Zoomed out. b) Annotated. c) Zoomed in.
5.6.2.3 Quiescent Current Simulations
As described in Section 5.4, a large input signal is rectified by the second-order nonlinearities
present in the LNTA devices and its dc component shunted to the supply rails through the output
inductors. This effect is quantified in Fig. 5.23c, where the quiescent current of 5.4mA (including
biasing) increases to 18.5mA for a +12.5dBm CW input blocker and to +35.3mA for a +18dBm
CW blocker.
5.6.2.4 Intermodulation QPSS Simulations
In order to confirm that the reduction in IMD at large signal amplitudes still holds for high-
frequency inputs, an asymmetric two-tone blocking input was applied to the LNTA. The larger
CW blocker was placed at a 160MHz LO offset, while the smaller CW blocker was placed at a
320MHz LO offset. Although the deep notch present in Fig. 5.16 has been noticeably attenuated,
the reduction in IMD at large signal amplitudes is still about 40dB over what would be predicted
from extrapolating the slope-of-3 characteristic from smaller blocker magnitudes. It is likely that
the presence of memory effects within the LNTA do not permit the precise cancellation of IMD
products required to effect the deep notch seen in the memoryless analytical result.
It is also interesting to note that the simulated input-referred IMD is about 10dB less than the
results shown in Fig. 5.16. Accounting for 6dB of this discrepancy is the fact that the peak-to-peak
deviation of the static simulation transconductance and residual in Figs. 5.20 and 5.21 are about
half those in Fig. 5.12. Another 3dB is accounted for by the fact that the features of the curves
present in Fig. 5.12 are compressed by 1dB with respect to the features present in Figs. 5.20 and
5.21. This effective compressive scaling of the x-axis by 1dB results in a 3dB increase in the odd
IM3 products that dominate the slope-of-3 portions of Figs. 5.16 and 5.24.
5.7 Robustness of Constant-Transconductance Behavior
This physical intuition behind the W-like shape of the gm-V curve also explains its robustness
in the face of PVT variation. To understand why, the reader may consider the concepts developed
in each of the subsections of Section 5.4.
1. The shape of the initial square-law I-V and gm-V relations are relatively independent of PVT
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variation - only the mobility and threshold voltages change, altering the magnitude and break-
points of the curve, respectively.
2. In a deep submicron process, the mobility degradation is largely a result of normal-field effects
that depend on the well-controlled thickness of the MOS oxide layer [117]. Although the
intrinsic carrier mobilities may vary +/- 50% with doping and temperature, this will only
partially effect one of the two linearization mechanisms.
3. The transition into the triode region depends on the supply voltage, device threshold voltages,
and device overdrive voltages VOD. Using the relation (5.20) as a proxy, we see that its
initial behavior is determined by VDS/VD,SAT . Relating VDS/VD,SAT to the aforementioned
quantities results in (5.29).
VDS
VD,SAT
≈ VDD − VGS − VDD/2
VGS − VTH =
VDD/2− VTH
VOD
− 1 (5.29)
In general, the supply voltage is well-regulated and does not vary much. The value of VOD =
VGS −VTH for large input signals is dominated by the input signal itself (since the magnitude
of VS will be in general larger than VG − VTH when the device is on. The value of VOD when
the input is small is determined by the device mobility. Given that for small VOD the MOS
relation approximates the canonical square-law model, for a constant-gm biasing, it can be
shown that the overdrive voltage VOD is inversely proportional to the device intrinsic carrier
mobility. For constant-current biasing it can be shown that VOD is inversely proportional to
the square root of the device intrinsic carrier mobility. In the latter case, a +/- 50% change
in mobility results in only a +/- 22% change in VOD. Based on the values used for the models
above, this results in Fs varying by about +/- 10%, which is a dramatic attenuation of effect
from the initial +/- 50% change in mobility. Taken together, in the presence of PVT variation,
the shape of the multiplication functional representing the transition into the triode region in
the absence of change in VDS is relatively robust.
5.8 Heuristic Modeling of LNTA Nonlinearity
When fully expanded, the equation used to model the I-V characteristic of the LNTA is rather
unwieldy and can be cumbersome to apply. This equation may not precisely reflect simulated and/or
measured data (as in the case above) and a fitted model to the macroscopic behavior to the LNTA
is desirable for proper behavioral simulations. A clue as to a possible compact basis set for the
LNTA transfer characteristic can be seen from the curves shown in Fig. 5.13. In this case, the
original I-V characteristic is largely cubic in nature. This cubic relation is then multiplied by two
relations of form similar to (5.15). Multiplying the two linearizing relations together yields a curve
that looks very similar to a Gaussian function. Given that approximating a function with a basis
set of functions that “look like” the original functions makes intuitive sense, it is proposed here to
model the LNTA nonlinearity with a set of functions of the form (5.30).
f(x, a, k) = ax3e−|k|x
2
(5.30)
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Figure 5.25: Cubic-Gaussian basis fit to nonlinear residual curves. a) Fitting to calculated model.
b) Fitting to simulated model.
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Figure 5.26: Simplified schematic of implemented center class-AB OTA for LNTA.
For example, the I-V curve (in units of mA and V) of the analytical model nonlinear residual in
Fig. 5.15 can be well-represented for a differential voltage input by the summation of the functions
f(x,0.08434,0), f(x,-2.199,0.435), and f(x,-12.59,2.5), as shown in Fig. 5.25a. The I-V curve of the
simulated static nonlinear residual can be well-represented by the set of functions f(x,0.03545,0),
f(x,-1.736,0.836), and f(x,-8.867,4.05), as shown in Fig. 5.25b.
5.9 Biasing OTA Implementation
Central to maintaining the proper input common-mode voltage of the LNTA is a class-AB
biasing OTA that consumes little quiescent current but that can source enough current to correct
for the large-signal imbalance between the NMOS and PMOS devices. Assuming that the maximum
input power required is +12.5dBm, the maximum current to be sourced is 2mA. In order to maintain
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a degree of margin, the OTA was designed to both sink and source up to 8mA. Because the real part
of the load impedance to be driven by the OTA is nominally 12.5Ω (due to the two input terminals of
the LNTA effectively in parallel), to obtain an appreciable degree of loop gain for a small quiescent
power draw, a multi-stage OTA topology is required.
In order to satisfy these requirements, a three-stage reverse-nested-miller-compensated (RNMC)
OTA topology [118] was chosen to set the LNTA common-mode voltage. The OTA schematic is
shown in Fig. 5.26. It consumes a quiescent current draw of 900µA while achieving in the typical
corner a minimum dc loop gain of 56dB, minimum unity-gain bandwidth of 4.7MHz, minimum phase
margin of 74.6◦, and minimum gain margin of 12.8dB over the output current swing range of +/-
8mA for a 1nF LNTA input blocking capacitor separating the LNTA from the driving source.
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Chapter 6
Successive Regeneration and
Adaptive Cancellation of
Higher-Order Intermodulation
Products1
6.1 Need for Cancelling Higher-Order Intermodulation
Products
Any practical design of an RF receiver faces strict area and power requirements, creating pressure
to operate the receiver with as little performance margin as possible. At the same time, compelling
applications exist to motivate the use of a receiver with a rail-to-rail input signal. Taken together,
these goals all but guarantee the presence of higher-order odd and even intermodulation distortion
products within the receiver that must be cancelled, as depicted in Fig. 6.1.
6.2 Na¨ıve Approach to Cancelling Higher-Order
Intermodulation Products
One approach to cancelling the higher-order intermodulation products is to trivially extend the
scheme presented in Chapter 2. As depicted in Fig. 6.2a, a reference branch for each required
polynomial term may be designed each with a nonlinear term generator of an appropriate order
followed by a downconversion mixer for the odd-order terms. Each reference branch would require
a separate analog-to-digital converter followed by an adaptive filter whose weights are updated by
a correlation operation on the output of the complete equalizer. In this case, the composite LMS-
based adaptive equalizer (i.e. all of the adaptive filters combined) utilizes a basis of reference signals
that is not only polynomial in the discrete time z-domain (assuming multiple transversal taps on
the adaptive filters) but that is also polynomial in the signal amplitude domain.
The issue with using such an architecture is the large number of required amplitude polynomial
terms. For example, to generate a fit for the simulated LNTA residual of Section 5.6 over the range
1Portions of this material have been previously published in [119] and copyright is owned by IEEE.
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Figure 6.2: Na¨ıve approaches to cancelling higher-order intermodulation distortion products. a)
Trivial extension of work in Chapter 2. b) Moving adaptive cancellation algorithm from digital into
analog baseband.
(-2V,2V) with rms error of 5.5%, a 15th-order polynomial is required, as seen in Fig. 6.3. For the
odd-order reference basis terms, this results in 14 analog-to-digital converters alone.
A solution to the problem of having many analog-to-digital converters is to move the adaptive
equalizers to the analog domain, as depicted in Fig. 6.2b. Although these circuits are better
controlled and have historically been implemented in the digital domain, work performed in [33]
has shown that accurate implementations can be had in the analog domain as well. However, in
order to ensure that the adjacent channel signal in the main receiver path does not interfere with
the correlation process of the adaptive algorithm, it must be completely filtered out prior to the
adaptive equalizers. Meeting this requirement compels the use of fifth- to seventh-order low-pass
filters in telecommunications standards such as UMTS and CDMA [61] [40] [62]. Combined with the
analog adaptive algorithms, these filtering requirements would prove to be a major design, power,
and area burden for the analog die. For both of these trivial solutions, creating seven odd-order
intermodulation distortion reference circuits results in a similar burden for the analog die.
One method to cut down on the number of polynomial basis elements required to attain a
particular degree of error cancellation is to develop an analog functional basis of elements similar
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Figure 6.3: Polynomial fit to residual I-V characteristic of LNTA after small-signal linear fit is
removed.
to that described in Sec. 5.8. In this case, the proposed reference basis of three elements results in
a best-fit rms error of 2.3%. However, it is unclear how to design analog circuitry to generate such
a basis without also generating a large linear term, that when applied to the adaptive algorithm,
would result in the partial cancellation of the desired signal.
6.3 Proposed Approach to Cancelling Higher-Order
Intermodulation Products
6.3.1 Primary Concept
From the foregoing discussion it appears that it would be best if higher-order intermodulation
terms could be generated, but not in the analog domain. Ruling out the analog domain leaves only
the digital domain. In this case, one can entertain the notion of multiplying together baseband IM2
and IM3 products together in the digital domain to generate higher-order terms, as conceptually
depicted in Fig. 6.4a. A large-signal receiver architecture that employs such a scheme is shown
in Fig. 6.4b. Here, IM2 and IM3 terms are multiplied together to create approximations to IM5
products, IM2 terms are multiplied by IM2 and IM3 terms to generate approximations to IM7 terms,
and so on.
Not shown in Fig. 6.4b is the anti-alias filtering required in the nonlinear paths immediately prior
to the analog-to-digital interface. Although these filters are not shown in Fig. 6.4b for simplicity,
they may be seen in Fig. 7.2, the block diagram of an implemented receiver front end. Designing
these anti-aliasing filters should be done in such a way that they are effectively memoryless across the
bandwidth of the downconverted even-order reference products. Although a roughly constant group
delay may still exist, this memory effect is trivially compensated for in the digital back end by adding
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ucts at baseband implemented in this work. a) Concept. b) Simplified system block diagram.
compensatory delay elements where needed (hence the nomenclature “effectively memoryless”). The
reason for this design constraint is that the memory effects present at baseband have the potential to
deviate far more dramatically as a function of frequency than do those at RF. Significant frequency-
dependent amplitude and group delay ripple in between multiplications cannot be compensated for
later by multi-tap LMS or other filter types because the multiplication and filtering operations are
not commutative. Keeping the anti-aliasing filters effectively memoryless across the bandwidth of the
downconverted even-order reference products (as opposed to the channel bandwidth of the receiver)
is required because the even-order reference IMD products will spread out-of-channel odd-order
reference IMD products back in-channel. Hence, it may be important to maintain the accuracy
of these signals even outside of the channel bandwidth. Obtaining this “effectively memoryless”
characteristic for most conceivable scenarios entails designing the cutoff frequency of the nonlinear
path anti-alias filter to be several times greater than that of the nominally linear path, with the
exact difference depending on the expected modulation rates of the blocker signals.
Although this approach is reminiscent of the polynomial predistorters used in RF transmitters
and referenced in Section 4.1 in that even-order baseband IMD products are successively multiplied,
it is fundamentally different in several aspects. First, polynomial predistorters derive the exact
envelope of the incoming signal, successively multiply this envelope, and then apply the resultant
higher-even-order terms to the incoming signal at RF. In the proposed approach, all successive mul-
tiplication is performed at digital baseband after anti-alias filtering and the original IMD-generating
signals are not available. This is a key point - the large IMD generating signals are not available
because their frequencies are not known and, more importantly, because their frequency spacing
may be too large to be accommodated by any auxiliary path analog-to-digital converters if it were
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decided to downconvert and digitize the entire frequency band over which large undesired signals
may lie. Rather, a derivative of the large input signals is utilized, namely the IM3 products, since
their frequency is known. And, as described in Section 2, this frequency is known to be the receiver
LO frequency when the baseband output is known to be corrupted.
Second, the polynomial predistorters listed in Section 4.1 reside only in the analog domain at RF.
In principle they may also be implemented in baseband circuitry, either analog or digital. However it
is neither required nor desirable to place a frequency-translating element (e.g. an LO-driven mixer)
within the polynomial predistortion structure. By contrast, a frequency-translating element must
be used in the proposed successive regeneration scheme proposed in Fig. 6.4 since IM3 terms must
be generated at analog RF but higher-order IMD terms must be generated at digital baseband for
reasons already discussed.
Third, the approach proposed here to regenerate nonlinear reference terms is neither one of
predistortion or postdistortion. Rather, feedforward distortion cancellation as implemented in Fig.
6.4 is a parallel-distortion technique in which the composite nonlinear receiver branch is effectively
matched to the nominally linear receiver branch via adaptive equalizers.
Fourth, unlike the polynomial predistorter that need only process directly relevant IMD terms,
the proposed nonlinear reference generation scheme must deal with odd-order IMD products un-
related to the ones corrupting the signal band around the LO frequency of the receiver. When
downconverted, these signals must be filtered out in order to avoid unintended aliasing to base-
band during the digital sampler process. Hence, the placement and design of postfiltering within
the analog IM3 and IM2 branches is critical in this case, as opposed to the case of a polynomial
predistorter.
6.3.2 Cancellation of IMD Products at Higher-Order Frequency Offsets
If taken literally, the scheme depicted in Fig. 6.4 is fundamentally limited by the fact that
the odd nonlinear term generator is depicted as a pure cubing circuit. To see why, it suffices to
consider that the nominally linear (main) receiver path is capable of generating nonlinear terms of
order much greater than 3. What this means, for example, is that there will exist in the nominally
linear (main) path at the higher-order intermodulation frequency offsets of 3f1 − 2f2 and 3f2 − 2f1
IM5, IM7, and higher-order IMD terms. At the frequency offsets of 4f1 − 3f2 and 4f2 − 3f1 there
will similarly exist in the linear main path IM7, IM9, IM11, and higher order terms. However, a
purely cubic odd nonlinear path generates reference intermodulation distortion products in response
to a two-tone blocking scenario at the frequencies 2f2 − f1 and 2f1 − f2 only. In this case, the
successive regeneration and cancellation of nonlinear terms can only proceed if fLO = 2f1 − f2 or
fLO = 2f2 − f1. This situation is depicted in Fig. 6.5 in which odd-order intermodulation products
exist at the LO frequency in the linear path but not in the nonlinear path.
To circumvent this problem, the solution proposed in Fig. 6.6 exploits the fact that the nonlinear
reference in the nonlinear odd path does not need to be (and likely cannot be made to be) a pure
cubing circuit or cubic term generator. In this case, both the linear path and the nonlinear reference
each generate a single linear combination of polynomial terms that decreases in absolute magnitude
as the order of the polynomial term increases. The problem of the successive regeneration and
adaptive cancellation scheme then turns to expanding the nonlinear path odd-order polynomial
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Figure 6.5: Depiction of insufficiency of pure cubic term generator for odd nonlinear reference in the
presence of higher-order terms in the nominally linear path.
into a new basis set that can be used to more completely span the possible polynomials realizable
by the nonlinearities in the nominally linear path. This new basis set is depicted in Fig. 6.6 as
{pOdd,3, pOdd,5, pOdd,7}.
Denoting the leading coefficients of the polynomial terms in the odd nonlinear term generator as
χn with magnitudes |χ3| > |χ5| > |χ7| > . . ., the nonlinear path will produce odd-order reference
terms at higher-order intermodulation frequency offsets such as 3f1−2f2 and 4f1−3f2. These terms
will be lower in magnitude than those at the IM3 offset of 2f1 − f2 and 2f2 − f1 but as long as the
coefficient relationship of |χ3| > |χ5| > |χ7| > . . . is similar to that of the linear (main) path, the
IMD-to-noise ratio (INR) of the nonlinear paths will track the INR of the nominally linear receiver
path as the frequency offset is incremented, and thus the effectiveness of the cancellation will not
be significantly compromised, if at all.
6.3.2.1 Quantitative Intuition of Higher-Order IMD Terms at IM3-Offset
With such a nonlinear reference generator, attention now turns to the case of fLO = 2f1 − f2
and 2f2 − f1. Since the nonlinear reference is of impure order (i.e. it is not a pure cubing circuit),
it may seem that the achievable cancellation of nonlinear terms in the nominally linear path would
be limited if under some conditions the nonlinearity in the main path were to return to a pure
third-order term.
However, this is not the case. Although the initial nonlinear reference polynomial would have
multiple terms, for example pOdd,3 = χ3x
3 + χ5x
5 + χ7x
7, the successively regenerated nonlinear
reference polynomials would be approximately proportional to pOdd,5 ≈ χ3x5+χ5x7+χ7x9, pOdd,7 ≈
χ3x
7 +χ5x
9 +χ7x
11, and so on. Provided that the nonlinear reference generator has been designed
such that |χ3| > |χ5| > |χ7| > . . ., the n adaptive filters connecting the odd nonlinear reference
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Figure 6.6: Successive regeneration and adaptive feedforward cancellation of intermodulation prod-
ucts at baseband implemented in this work showing explicitly the higher-order terms present in the
odd-order nonlinear term generator. a) Concept. b) Simplified system block diagram.
branches to the linear receiver path would choose the dc weights βn in (6.1) such that the odd
nonlinear reference polynomials zOdd,n(x) generated by the adaptive equalization algorithms to
cancel the IM3 terms in the main path are given by (6.2).
β3 : 1
β5 : −χ5
χ3
β7 :
χ25
χ23
− χ7
χ3
(6.1)
zOdd,3 : χ3x
3 + χ5x
5 + χ7x
7
zOdd,5 : −χ5x5 − χ
2
5
χ3
x7 − χ5χ7
χ3
x9
zOdd,7 : +
(
χ25
χ3
− χ7
)
x7 +
(
χ35
χ23
− χ5χ7
χ3
)
x9 +
(
χ25χ7
χ23
− χ
2
7
χ3
)
x11
zOdd,Tot : χ3x
3 +
(
χ35
χ23
− χ5χ7
χ3
)
x9 +
(
χ25χ7
χ23
− χ
2
7
χ3
)
x11
(6.2)
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Now since |χ5| and |χ7| were small and less than |χ3| to begin with, their successive products
will be much less than |χ3|. Hence, the residual IM9 and IM11 terms from the operation described
above will be much smaller in magnitude than the original IM5 and IM7 products. This procedure
may be continued until the residual terms are below the noise floor or below the cancellation floor
required by the receiver.
It is evident that for the case of linear path IMD products falling at an LO offset of lf2−(l−1)f1
or lf1 − (l − 1)f2, the leading polynomial term of the nonlinear path output is the (2l − 1)th-order
term representing the IM(2l−1) distortion (e.g. IM3 for l = 2). Replacing the above IM(2l−1) terms
above with IM(2l+1) shows that the above argument also applies to for any possible intermodulation
frequency offset. The principle of superposition then implies that for any linear path polynomial,
only a finite number of higher-order distortion terms are required to be regenerated in order to
guarantee that the uncancelled residual terms are negligible with respect to the noise floor.
6.3.3 Intuition of Approximation
One way to see intuitively why this general procedure results in approximations to higher-order
IMD terms is via the depiction in Fig. 6.7. In part a), it suffices to consider all blockers as one
composite signal s(t). The blocking signal s(t) may consist of two or more subsignals, but its defining
characteristic is that the blocking profile is dominated by only one of them. For any single signal
s(t), s(t) multiplied by successive powers of its envelope result in higher-order odd IMD products
around the original frequency of s(t).
However, due to the bandlimited nature of the analog to digital converters, only the portion of
the envelope around dc can be digitized. Other IM2 terms that lie far away from dc due to the
out-of-band nature of the blockers cannot be digitized. It can be seen in Fig. 6.7b that in the case
of one dominant blocker, the dc portion of the envelope contains the bulk of the information in the
envelope signal and for this reason the approximations to the higher-order terms improve as one
blocker dominates the input spectrum.
Now to effectively regenerate higher-order terms it is required to obtain signal information around
the LO frequency, of which there is none in the out-of-band blocking scenario of s(t). However, in
the spectrum of s(t)|s(t)|2(l−1), namely the IM(2l − 1) spectrum, there does exist signal content
around the LO frequency. Since s(t)|s(t)|2(l−1) is a linear combination of all of the narrowband
IM(2l− 1) products resulting from the original input blocking profile s(t), multiplying the envelope
approximation |s′(t)|2 by each of these sub-terms results in an approximation to the IM(2l + 1)
products that would appear around each of the narrowband carrier frequencies.
Finally, due to the invariance of performing the multiplication by an amplitude-modulated signal
such as the envelope at RF or at baseband, this multiplication can be performed at baseband after
downconverting odd-order terms to generate approximations to IM(2l+ 1), IM(2l+ 3), and higher-
order terms.
6.3.4 Justification of Approximation
Although the proposed receiver only achieves large cancellation performance for large ratios
of |a(t)|/|b(t)|, it is important to note that this condition is precisely the same as that of many
important nonlinear blocking problems, as shown in Fig. 6.8. For example, in FDD communications
122
LO
2l-1
2l-1
2(l-1)
2
2 2
nd
2l-1
LO
th
Figure 6.7: Intuitive approach as to why baseband successive regeneration is a good approximation
for large blocker asymmetries. a) Considering all blockers as a single narrowband signal s(t). b)
Considering the envelope of s(t) and the terms immediately surrounding dc. c) Considering higher-
order odd IMD products at RF and those surrounding the LO frequency.
systems with relaxed PA/LNA isolation, the TX leakage appears as the dominant blocker to the
receiver. Implantable medical sensors that receive power wirelessly may also need to demodulate a
small data signal in the presences of a dominant power transfer signal [52]. Finally, radar systems and
military communications systems need to be able to operate in the presence of very large dominant
hostile jammer signal.
6.3.5 Greater-than-Two-Tone Blocking Scenarios
From the intuitive viewpoint of the approximation made when moderate-frequency baseband
envelope signal content is discarded, the approximation is valid no matter how many tones are
involved in IM3 generation, so long as only one of them dominates. Furthermore, if there are
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Figure 6.8: Application-based justification for a dominant-blocker approximation.
multiple tones present that are not involved in IM3 generation, they will appear as part of higher-
order IMD products due to their contribution to the portion of the envelope at dc. In this case, the
approximation still holds.
6.3.6 Use of Functional Basis Elements
In order to well-approximate nonlinearities in the main receiver path such as the residual of the
LNTA, it is useful to use a compact functional representation such as the one developed in Section
5.8. In this case, the basis of Gaussian functions lends itself well to the block diagram of Fig. 6.4
in that it is clear that an exponential function need only be raised to a function of the IM2 signal
and multiplied by the IM3 signals to recreate approximations to the terms generated in the actual
LNTA.
However, this approach clearly works for general functions as well. As any function may be
approximated by a polynomial, any odd-order functional basis element may be expressed as a poly-
nomial f(x) = ax3 +bx5 +cx7 +. . .. Performing a polynomial expansion of a functional basis element
f(x2) yields f(x2) = a+ bx2 + cx4 +dx6 + . . . . which can approximate any even-order IM distortion.
Multiplying this by IM3 terms yields x3f(x2) = ax3 + bx5 + cx7 + dx9 + . . . which can yield any
odd-order distortion.
6.4 Analysis of Residual Error from Successive Regeneration
Approximation
6.4.1 General Approach
In order to quantify the error in the proposed IMD successive regeneration scheme, two statis-
tically independent blocker signals are represented using the form of (4.1-18) in [120]. That is, the
two blocker signals s1(t) and s2(t) are modeled as in (6.3) where a(t) and b(t) are the time-varying
signal envelopes and Θ2(t) and Θ1(t) the time-varying phases.
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s1(t) = a(t) cos (2pif2t+ Θ2(t))
s2(t) = b(t) cos (2pif1t+ Θ1(t))
x(t) = s1(t) + s2(t)
(6.3)
In order to compact the following analysis the time arguments are removed and the substitutions
shown in (6.4) are made.
a(t)→ a
b(t)→ b
a2 + b2 → IM2
2pif2t+ Θ2(t)→ Θ
2pif1t+ Θ1(t)→ Ψ
(6.4)
With these representations, the input to the receiver is given by (6.5).
x = a cos(Θ) + b cos(Ψ) (6.5)
6.4.2 General Case for Odd-Order Intermodulation Distortion
Assuming that the receiver odd-order nonlinearity may be expressed as a memoryless polynomial,
the receiver odd-order output y may be expressed as in (6.6).
y =
∞∑
n=1
n∈ZOdd
αnx
n =
∞∑
n=1
n∈ZOdd
αn(a cos(Θ) + b cos(Ψ))
n (6.6)
Expanding this relation using the binomial theorem yields (6.7).
y =
∞∑
n=1
n∈ZOdd
n∑
k=0
αn
(
n
k
)
an−kbk cosn−k(Θ) cosk(Ψ) (6.7)
At this point, it is desired to isolate the IMD products falling at the frequency fLO = (l)f2 −
(l− 1)f1 where 2l− 1 ≤ n. This generality covers the case in which IMD products fall at frequency
offsets allowed by higher-order nonlinear terms. The first step in doing so is to utilize the power
reduction formula for sinusoids, given below in (6.8).
cosp(Θ) =

2
2p
∑p−1
2
q=0
(
p
q
)
cos ((p− 2q)Θ) p ∈ ZOdd
1
2p
(
p
p/2
)
+ 22p
∑p−1
2
q=0
(
p
q
)
cos ((p− 2q)Θ) p ∈ ZEven
(6.8)
The second step in isolating the IMD products falling at fLO is to substitute the terms in (6.8)
in which p− 2q = l and p− 2q = l − 1 into the terms cosn−k(Θ) and cosk(Ψ), respectively. Proper
substitution in this regard entails making the change of variables shown in (6.9), (6.10), and (6.11).
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p− 2q = l→ p−l2 = q
p− 2q = l − 1→ p−l+12 = q
(6.9)
Θ :
2
2p
(
p
p−l
2
)
cos ((l)Θ)
Ψ :
2
2p
(
p
p−l+1
2
)
cos ((l − 1)Ψ)
(6.10)
Θ : p = n− k → 2
2n−k
(
n− k
n−k−l
2
)
cos ((l)Θ)
Ψ : p = k → 2
2k
(
k
k−l+1
2
)
cos ((l − 1)Ψ)
(6.11)
The final substitution is shown in (6.12). In this case, only intermodulation distortion powers
n ≥ 2l − 1 and l − 1 ≤ k ≤ n− l, k − l ∈ ZOdd are required for consideration.
yIntermediate =
∞∑
n=2l−1
n∈ZOdd
n−l∑
k=l−1
k−l∈ZOdd
αn
(
n
k
)
an−kbk 12n−2
(
n− k
n−k−l
2
)(
k
k−l+1
2
)
cos ((l)Θ) cos ((l − 1)Ψ)
(6.12)
Multiplying the cosine terms together and consolidating terms yields the expression in (6.13)-
(6.14). Here, the phase-dependent cosine expression is consolidated into the term co.
yOdd =
∞∑
n=2l−1
n∈ZOdd
n−l∑
k=l−1
k−l∈ZOdd
αn
1
2n−1 a
n−kbk
(
n
k
)(
n− k
n−k−l
2
)(
k
k−l+1
2
)
cos ((l)Θ− (l − 1)Ψ) (6.13)
yOdd =
∞∑
n=2l−1
n∈ZOdd
n−l∑
k=l−1
k−l∈ZOdd
αnγn,k,la
n−kbkco (6.14)
Expanding the n-choose-r terms of γn,k,l yields (6.15).
γn,k,l =
1
2n−1
n!
(n− k)!k! ·
(n− k)!
(n−k+l2 )!(
n−k−l
2 )!
· k!
(k+l−12 )!(
k−l+1
2 )!
γn,k,l =
n!
2n−1
1
(n−k+l2 )!(
n−k−l
2 )!(
k+l−1
2 )!(
k−l+1
2 )!
(6.15)
The above terms in (6.14) represent the true odd-order IMD products generated by the receiver
linear path nonidealities. The reference odd-order IMD products in principle have the same phase as
those in the linear path after adaptive equalization and are generated from the two noisy nonlinear
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reference path signals rEven and rOdd, defined in (6.16). More precisely, the two noisy nonlinear
reference path signals are proportional to those in (6.16). This does not matter for the purposes of
this analysis, however, as the proportionality constant implicity referred to is compensated for in
the adaptive equalizers between the nonlinear and linear paths.
To begin the treatment of the odd nonlinear path reference, the general case of an impure-
polynomial odd nonlinear term generator with coefficients χm is assumed. In addition to terminology
previously defined, nEv and nOd represent the noise signals on the raw even and odd nonlinear
reference paths, respectively. The time-varying phase of the odd nonlinear path noise is denoted by
a compacted cosine term cd.
rEven = a
2 + b2 + nEv
rOdd =
∞∑
m=2l−1
m∈ZOdd
m−l∑
i=l−1
i−l∈ZOdd
(χmγm,i,la
m−ibico) + nOdcd
(6.16)
In order to create the composite odd-order reference zOdd, the raw even-order reference rEven
is first successively multiplied to generate higher orders of even-order intermodulation products.
These higher even-order terms are then multiplied by the raw odd-order reference rOdd and then
weighted by the adaptive algorithm to produce zOdd. Formally, the first of these steps are performed
in (6.17)-(6.18).
zOdd = rOdd
∞∑
n=2l−1
n∈ZOdd
βnr
(
n+1
2 −l
)
Even (6.17)
zOdd =
∞∑
n=2l−1
n∈ZOdd
∞∑
m=2l−1
m∈ZOdd
m−l∑
i=l−1
i−l∈ZOdd
βn(χmγm,i,la
m−ibico)(a2 + b2 + nEv)
(
n+1
2 −l
)
+
∞∑
n=2l−1
n∈ZOdd
nOdcd(a
2 + b2 + nEv)
(
n+1
2 −l
) (6.18)
Expanding the rEven term using the trinomial theorem yields (6.19).
(a2 + b2 + nEv)
(
n+1
2 −l
)
=
n−l∑
k=l−1
k−l∈ZOdd
k−l+1
2∑
j=0
(
n+1
2 − l
)
!(
n−k−l
2
)
!
(
k−l+1
2 − j
)
!j!
an−k−lbk−l+1−2jnjEv
(a2 + b2 + nEv)
(
n+1
2 −l
)
=
n−l∑
k=l−1
k−l∈ZOdd
k−l+1
2∑
j=0
λn,k,j,la
n−k−lbk−l+1−2jnjEv
(6.19)
Incorporating this expansion into (6.18) yields (6.20).
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zOdd =
∑
n=2l−1
∑
k=l−1
∑
j=0
∑
m=2l−1
∑
i=l−1
βnλn,k,j,lχmγm,i,la
n+m−k−i−lbk+i−l+1−2jnjEv
+
 ∑
n=2l−1
∑
k=l−1
∑
j=0
βnλn,k,j,la
n−k−lbk−l+1−2jnjEv
nOdcd (6.20)
Continuing to assume a memoryless effective nonlinearity for both the linear and nonlinear
receiver paths, and assuming that the LMS adaptive equalizer adjusts the values βn so as to minimize
the mean squared error, we find that the final LMS tap weight vector ~βopt, whose ∞ elements
are indexed by n, is provided by (6.21), which follows from the mean squared error orthogonality
principle.
~βopt = R¯
−1E[~vyOdd]
R¯ = E[~v~vT ]
(6.21)
In (6.21), the vector ~v consists of∞ elements and is indexed by the variable n. Each nth element
of ~v is given by (6.22).
vn =
∑
k=l−1
∑
j=0
∑
m=2l−1
∑
i=l−1
λn,k,j,lχmγm,i,la
n+m−k−i−lbk+i−l+1−2jnjEvco
+
 ∑
k=l−1
∑
j=0
λn,k,j,la
n−k−lbk−l+1−2jnjEv
nOdcd (6.22)
Performing the computations of (6.21) requires knowledge of the characteristics of the nondomi-
nant blocker and the phases of both the incoming IMD products and the odd nonlinear path noise.
This information may not be known a priori. In the event that only the characteristics of the
dominant blocker are known a priori, the coefficients βn may be determined by finding the MMSE
solution of the simplified relation (6.23).
∑
n=2l−1
αnγn,l−1,lan−l+1 =
∑
n=2l−1
∑
m=2l−1
βnλn,l−1,0,lχmγm,l−1,lan+m−3l+2 (6.23)
Given that a closed-form solution is not possible for βn in either case, the analysis is continued
without substituting into this symbolic placeholder. However, after the more complete analysis is
concluded, the special case in which rOdd = a
lbl−1co + nOdcd will be considered which does have
a closed-form solution to βn. Continuing with the general analysis yields (6.24) with the three
components of the error residual given by eOdd,1, eOdd,2, and eOdd,3.
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zOdd =
∑
n=2l−1
∑
k=l−1
∑
m=2l−1
∑
i=l−1
βnλn,k,l,0χmγm,i,la
n+m−i−k−lbk+i−l+1co+
+
∑
n=2l+1
∑
k=l+1
∑
j=1
∑
m
∑
i
βnλn,k,l,jχmγm,i,la
n+m−i−k−lbk+i−l+1−2jnjEvco+
+
∑
n=2l−1
∑
k=l−1
∑
j=0
βnλn,k,l,ja
n−k−lbk−l+1−2jnjEvnOdcd
= yOdd + eOdd,1 + eOdd,2 + eOdd,3
(6.24)
The first, or dominant, error term represents the residual left over from cancelling signal-only
terms and is shown explicitly in (6.25). By the operations performed in (6.23) and in the MMSE
computation of the βn, this term is equal to 0 for the dominant signal term, i.e. that for which
k, i = l− 1, provided that χm = 0,m > 2l− 1. The next most dominant residual term occurs when
k = l+ 1, i = l−1 and will be referred to hereafter as the nondominant error term. Neglecting other
terms, a more compact approximation to eOdd,1 may be developed in (6.26). Here, the maximum of
the dominant and nondominant error is taken, a step that is useful for accurately predicting error
when χm 6= 0,m > 2l − 1.
eOdd,1 =
∑
n,k
αnγn,k,la
n−kbkco −
∑
n,k,m,i
βnλn,k,0,lχmγm,i,la
n+m−i−k−lbk+i−l+1co (6.25)
δn,l = αnγn,l−1,l
n,m,l = βnχmλn,l−1,0,lγm,l−1,l
δ′n,l = αnγn,l+1,l
′n,m,l = βnχmλn,l+1,0,lγm,l−1,l
eOdd,1 ≈ max
( ∑
n=2l−1
(δn,la
n−l+1 −
∑
m=2l−1
n,m,la
n+m−3l+2)bl−1co,
∑
n=2l+1
(δ′n,la
n−l−1 −
∑
m=2l−1
′n,m,la
n+m−3l)bl+1co
)
(6.26)
One important thing to note at this point is that not all of the signal energy in the nondominant
term of (6.26) contributes to error. In fact, as terms containing bl−1 are readily cancelled by minor
adjustments to the dominant odd-order reference terms, a b2 term may be factored out of bl+1 and
the expected value removed to leave the terms that truly contribute to uncorrectable error as in
(6.27). For cases in which l is odd, additional terms may be factored out, for example if l = 3 then
bl−1 may be replaced by b2 − E[b2] in (6.27) below.
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eOdd,1 ≈ max
( ∑
n=2l−1
(δn,la
n−l+1 −
∑
m=2l−1
n,m,la
n+m−3l+2)bl−1co,
∑
n=2l+1
(δ′n,la
n−l−1 −
∑
m=2l−1
′n,m,la
n+m−3l)bl−1(b2 − E[b2])co
) (6.27)
From (6.27), the error power due to this quantity may be derived as in (6.28), assuming that the
phase of the IM3 products is independent of the amplitude of either blocker signal.
E[e2Odd,1] ≈ max
 ∑
n=2l−1
∑
p=2l−1
(
δn,lδp,lE[a
n+p−2l+2]− 2
∑
m=2l−1
δp,ln,m,lE[a
n+m+p−4l+3]
+
∑
m=2l−1
∑
q=2l−1
n,m,lp,q,lE[a
n+m+p+q−6l+4]
 · E[b2l−2]E[c2o], ∑
n=2l+1
∑
p=2l+1
(
δ′n,lδ
′
p,lE[a
n+p−2l−2]− 2
∑
m=2l−1
δ′p,l
′
n,m,lE[a
n+m+p−4l−1]
+
∑
m=2l−1
∑
q=2l−1
′n,m,l
′
p,q,lE[a
n+m+p+q−6l]
 · (E[b2l+2]− 2E[b2l]E[b2] + E[b2l−2]E[b2]2)E[c2o]

(6.28)
Likewise with the quantity eOdd,2, a simplified approximation, assuming that |a|  |b|, can be
made by only considering the dominant term where k = l + 1, i = l − 1, as in (6.29).
E[e2Odd,2] ≈∑
n,p=2l+1,m,q=2l−1
βnβpχmχqλn,l+1,1,lλp,l+1,1,lγm,l−1,lγq,l−1,lE[an+m+p+q−6l]E[b2l−2]E[n2Ev]E[c
2
o]
(6.29)
Similarly, for eOdd,3, the dominant term occurs for k = l − 1, j = 0, resulting in an error power
given by (6.30) In this case E[c2d] = 1/2 due to the fact that the noise is a bandpass Gaussian signal.
E[e2Odd,3] ≈
1
2
∑
n,p=2l−1
βnβpλn,l−1,0,lλp,l−1,0,lE[an+p−4l+2]E[n2Od] (6.30)
Finally, the power of the total odd-order intermodulation distortion is given by (6.31). Also in
this case, the approximation is made to consider the dominant terms (i.e. in which k = l − 1).
E[y2Odd] ≈
∑
n,m=2l−1
αnαmγn,l−1,lγm,l−1,lE[an+m−2l+2]E[b2l−2]E[c2o] (6.31)
The definition of signal to noise ratio (power) in a traditional context is given by (6.32).
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SNR =
E[s2(t)]
E[n2(t)]
(6.32)
Applying this definition to the expressions in (6.28), (6.29), and (6.30) results in an approximation
to the IER resulting from the proposed successive IMD regeneration procedure for odd-order IMD
products, shown in (6.33).
IEROdd ≈ E[y
2
Odd]
E[e2Odd,1] + E[e
2
Odd,2] + E[e
2
Odd,3]
(6.33)
6.4.3 Single Polynomial Term Nonlinear Term Generator Case for
Odd-Order Intermodulation Distortion
As mentioned previously, a somewhat more explicit representation of the error terms may be
obtained if it is assumed that the odd nonlinear analog reference circuit produces only an output
proportional to albl−1co. This result may be obtained beginning with setting m = 2l−1 and i = l−1
in (6.16). In this case, the reference quantities are as given below in (6.34).
rOdd = χ2l−1γ2l−1,l−1,lalbl−1co + nOdcd
zOdd = rOdd
∑
n=2l−1
βn(a
2 + b2 + nOd)
(
n+1
2 −l
)
zOdd =
∑
n=2l−1,k=l−1,j=0
βnχ2l−1γ2l−1,l−1,lλn,k,j,lan−kbk−2jn
j
Evco+∑
n=2l−1,k=l−1,j=0
βnλn,k,j,la
n−k−lbk−l+1−2jnjEvnOdcd
(6.34)
Solving for a nearly optimal set of βn can be done explicitly in this case by equating the dominant
signal terms (i.e. by setting k = l − 1, j = 0) in zOdd to those of yOdd. Cancelling common terms
results in the relation (6.35).
αnγn,l−1,l = βnχ2l−1γ2l−1,l−1,lλn,l−1,0,l
αn
n!
2n−1
1
(n+12 )!(
n−2l+1
2 )!(l − 1)!0!
= βnχ2l−1
1
l!(l − 1)!
(n−2l+12 )!
(n−2l+12 )!0!
(2l−1)!
22l−2
αn
n!
2n−2l+1
1
χ2l−1
l!
(2l − 1)!
1
(n+12 )!(
n−2l+1
2 )!
= βn
(6.35)
Substituting this result into the expressions for eOdd in the previous section in addition to setting
χn = 0, n > 0 yields (6.36), (6.37), and (6.38) below. Note that since in this case the odd nonlinear
term generator is of pure order, the dominant IMD products (i.e. k = l−1) are completely cancelled.
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eOdd,1 ≈
∑
n=2l+1
(αnγn,l+1,l − βnχ2l−1λn,l+1,0,lγ2l−1,l−1,l) ·
an−l−1bl−1(b2 − E[b2])co
eOdd,1 ≈
∑
n=2l+1
(
αn
n!
2n−1
1
(n−2l−12 )!(
n−1
2 )!l!1!
−
αn
n!
2n−2l+1
l!
(2l − 1)!
1
(n+12 )!(
n−2l+1
2 )!
(
(n+12 − l)!
(n−2l−12 )!0!
1
l!(l − 1)!
(2l − 1)!
22l−2
))
·
an−l−1bl−1(b2 − E[b2])co
eOdd,1 ≈
∑
n=2l+1
αn
n!
2n−1
(
n+1
2 − l
l!(n+12 )!(
n−2l−1
2 )!
)
an−l−1bl−1(b2 − E[b2])co
eOdd,1 ≈
∑
n=2l+1
αnγn,l+1,l(1− 2ln+1 )an−l−1bl−1(b2 − E[b2])co
E[e2Odd,1] ≈
∑
n=2l+1
∑
m=2l+1
αnαmγn,l+1,lγm,l+1,l(1− 2ln+1 )(1− 2lm+1 )E[an+m−2l−2]·(
E[b2l+2]− 2E[b2l]E[b2] + E[b2l−2]E[b2]2)E[c2o]
(6.36)
eOdd,2 ≈
∑
n=2l+1
βnχ2l−1λn,l+1,1,lγ2l−1,l−1,lan−l+1bl−1nEvco
eOdd,2 ≈
∑
n=2l+1
αn
n!
2n−2l+1
1
χ2l−1
l!
(2l − 1)!
1
(n+12 )!(
n−2l+1
2 )!
χ2l−1
1
l!(l − 1)!
(2l − 1)!
22l−2
(n+12 − l)!
(n−2l−12 )!0!
·
an−l+1bl−1nEvco
eOdd,2 ≈
∑
n=2l+1
αn
n!
2n−1
1
(n+12 )!(
n−2l−1
2 )!(l − 1)!
an−l+1bl−1nEvco
eOdd,2 ≈
∑
n=2l+1
αnγn,l+1,l
2l
n+1a
n−l+1bl−1nEvco
E[e2Odd,2] ≈
∑
n=2l+1
∑
m=2l+1
αnαmγn,l+1,lγm,l+1,l
4l2
(n+1)(m+1)E[a
n+m−2l+2]E[b2l−2]E[n2Ev]E[c
2
o]
(6.37)
eOdd,3 ≈
∑
n=2l−1
βnλn,l−1,0,lan−2l+1nOdcd
eOdd,3 ≈
∑
n=2l−1
αn
n!
2n−2l+1
1
χ2l−1
l!
(2l − 1)!
1
(n+12 )!(
n−2l+1
2 )!
an−2l+1nOdcd
eOdd,3 ≈
∑
n=2l−1
αnξn,la
n−2l+1nOdcd
E[e2Odd,3] ≈
1
2
∑
n=2l−1
∑
m=2l−1
αnαmξn,lξm,lE[a
n+m−4l+2]E[n2Od]
(6.38)
Where ξn,l is defined in place in (6.38).
132
6.4.4 Even-Order Intermodulation Distortion
A similar set of procedures can be instituted to analyze the error due to the approximation used
in the even-order reference term generation. It is important to consider only the non-dc portion of
the even-order intermodulation products due to the fact that the dc portions will be removed via dc
offset-cancellation circuitry and high-pass filters. Here, it is assumed that the even nonlinear path
reference is a very good approximation to a squaring circuit (which it is in practice).
In this case, the even-order signal (including dc terms) produced by the nominally linear path is
again given by the binomial theorem in (6.39).
y =
∞∑
n=2
n∈ZEven
n∑
k=0
n∈ZEven
αn
(
n
k
)
an−kbk cosn−k(Θ) cosk(Ψ) (6.39)
Noting that only even-order IMD products near dc are of interest and that k and n − k are
always even integers, the substitution dictated by the power reduction formula in (6.40) is performed,
eventually resulting in (6.41) after simplification.
cosp(Θ)→ 1
2p
(
p
p/2
)
(6.40)
yEven =
∞∑
n=2
n∈ZEven
n∑
k=0
n∈ZEven
αn
n!
2n
[
1(
n−k
2
)
!
(
k
2
)
!
]2
an−kbk (6.41)
Removing dc terms from (6.41) yields (6.42)
yEven =
∞∑
n=2
n∈ZEven
n∑
k=0
n∈ZEven
αn
n!
2n
[
1(
n−k
2
)
!
(
k
2
)
!
]2
(an−kbk − E[an−k]E[bk]) (6.42)
Retaining only the dominant terms of yEven in which k = 0 and computing the power yields
(6.43)
E[y2Even] =
∑
n,m=2
αnαm
n!m!
2n+m
[
1(
n
2
)
!
]2 [
1(
m
2
)
!
]2
(E[an+m]− E[an]E[am]) (6.43)
Noting again that the raw even nonlinear reference can be represented by rEven = a
2 + b2 +nEv,
the higher even-order intermodulation terms generated by successive multiplication of rEven by itself
are given in (6.44) from the trinomial theorem. In order to match the zero-dc characteristic of yEven,
the dc portions of each of the terms comprising the composite reference signal zEven are removed.
zEven =
∞∑
n=2
n∈ZEven
βn((a
2 + b2 + nEv)
n/2 − E[(a2 + b2 + nEv)n/2]) (6.44)
zEven =
∞∑
n=2
n∈ZEven
n∑
k=0
k∈ZEven
k/2∑
j=0
βn
(n2 )!
(n−k2 )!(
k
2 − j)!j!
(an−kbk−2jnjEv − E[an−k]E[bk−2j ]E[njEv]) (6.45)
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Again, a compact symbolic expression for the MMSE solution for the βn is not possible and the
best-fit solution here is approximated to be that in which yEven and zEven are equal for k = 0 and
j = 0. In this case, βn is given by (6.46).
βn = αn
n!
2n
(
1
(n2 )!
)2
(6.46)
Substituting this result into (6.45) yields (6.47).
zEven =
∑
n,k,j
αn
n!
2n
1
(n2 )!(
n−k
2 )!(
k
2 − j)!j!
(an−kbk−2jnjEv − E[an−k]E[bk−2j ]E[njEv]) (6.47)
Subtracting zEven from yEven yields two error components, the first of which is related to un-
cancelled even-order IMD products, while the second is related to the noise present in the even
nonlinear reference.
eEven,1 =
∑
n,k=2
αn
n!
2n
[
1
(n−k2 )!(
k
2 )!
]2(
1− (
n−k
2 )!(
k
2 )!
(n2 )!
)
(an−kbk − E[an−k]E[bk]) (6.48)
eEven,2 =
∑
n,k,j=1
αn
n!
2n
1
(n2 )!(
n−k
2 )!(
k
2 − j)!j!
an−kbk−2jnjEv (6.49)
Approximating the two error terms by again assuming that |a|  |b| and retaining only the
dominant terms for which k = 2 and j = 1 yields (6.50) and (6.51) below.
eEven,1 ≈
∑
n=2
αn
n!
2n
[
1
(n−22 )!
]2(
1− 2
n
)
(an−2b2 − E[an−2]E[b2]) (6.50)
eEven,2 ≈
∑
n=2
αn
n!
2n
[
1
(n−22 )!
]2
2
n
an−2nEv (6.51)
As in the analysis for the odd-order cancellation residual, not all of the terms in (6.50) actually
contribute to error. To see why, one can consider that the term an−2b2 can be expanded as in (6.52).
an−2b2 = (an−2−E[an−2])(b2−E[b2])+(an−2−E[an−2])E[b2]+E[an−2](b2−E[b2])+E[an−2]E[b2]
(6.52)
The second term of (6.52) does not contribute to non-cancellable error, while the fourth term
cancels the dc term in (6.50). Removing the second term and cancelling the dc error results in the
expression (6.53).
eEven,1 ≈
∑
n=2
αn
n!
2n
[
1
(n−22 )!
]2(
1− 2
n
)
(an−2(b2 − E[b2])) (6.53)
The respective powers of the two error components are given by (6.54) and (6.55).
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E[e2Even,1] ≈∑
n,m=2
αnαm
n!m!
2n+m
[
1
(n−22 )!(
m−2
2 )!
]2(
1− 2
n
)(
1− 2
m
)
E[an+m−4](E[b4]− E[b2]2) (6.54)
E[e2Even,2] ≈
∑
n,m=2
αnαm
(n− 1)!(m− 1)!
2n+m−2
[
1
(n−22 )!(
m−2
2 )!
]2
E[an+m−4]E[n2Ev] (6.55)
The IER resulting from this cancellation procedure is given by (6.56).
IEREven ≈ E[y
2
Even]
E[e2Even,1] + E[e
2
Even,2]
(6.56)
6.4.4.1 Remarks
It is seen that the error between the true IMD products and the regenerated IMD products
decreases as one of the two blockers dominates the other. Hence, the proposed successive intermod-
ulation distortion regeneration scheme results in approximations to the true baseband IMD products
in the nominally linear receiver path that are increasingly valid as one of the blockers dominates the
other.
This analysis assumes that the nonlinearity in the nominally linear (main) receiver path occurs at
RF and is memoryless. However, given that the frequency responses seen in the receiver RF circuitry
at the blocker frequencies vary little in amplitude and phase over the bandwidth of the blocker
signals, the narrowband approximation can be invoked, making the IMD products susceptible only
to single-valued phase and amplitude considerations as a function of frequency at given frequencies
of interest. In the context of the nonlinear transfer function approach to the analysis of weakly
nonlinear circuits [121, pp. 81-90], this implies that the presence of memory in the nonlinear system
will imbue a separate amplitude and phase rotation to each of the polynomial terms falling at a given
intermodulation offset frequency. Given that the proposed adaptive cancellation scheme allows for a
different phase rotation for each nonlinear reference basis element, these individual phase rotations
for each of the polynomial terms will not constitute a limiting factor in the process of cancelling the
baseband IMD products. It is important to note that despite the large number of polynomial terms
required to model it to a high degree of accuracy, the sinusoid-like nonlinearity of the LNTA is still
considered to be weak due to the fact that the transfer characteristic in Fig. 5.12 does not cut off
abruptly, the criterion for a strong nonlinearity [121, pp. 1-4].
Depending on the precise implementation of the RF/analog circuit blocks, the case may also occur
in which the envelope of the large blocker is implicitly downconverted to baseband frequencies and
coupled into the biasing network. Here at low frequencies, the downconverted blocker envelope may
experience considerable frequency-dependent memory effects. Once present in the biasing circuitry,
this filtered even-order distortion then interacts with the input signal and the odd-order polynomial
terms of the RF circuit blocks to effect higher-order odd IMD products. This possibility likewise
need not constitute a limiting scenario. In principle, compensatory reference IMD products for
these non-memoryless terms may be generated by passing one or more successive powers of the even
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Figure 6.9: Successive regeneration and adaptive feedforward cancellation of IMD products at base-
band accounting for envelope baseband memory effects.
nonlinear reference signal through discrete-time models of the analog baseband transfer function
prior to multiplying it by the odd-order reference IMD basis elements. This concept is depicted
in Fig. 6.9 in which an IM5 reference term is generated with a discrete-time model h(z) of the
baseband envelope filtering.
Computing the predicted IER of the proposed successive IMD regeneration and cancellation
scheme is seen to require knowledge of the higher-order moments of the dominant blocker signal.
Knowledge of the second- and fourth-order moments of the nondominant blocker signal is also
required. In many cases, including those discussed in Section 6.3.4, the statistical properties of the
dominant blocker are known a priori, and therefore a closely-approximated analysis may be carried
out in the early stages of the receiver design. In the event that this is not possible, one option is
to note that if the dominant blocker is expected to be a digitally-modulated signal, the ratios of its
higher-order central moments to that of its variance are bounded by those of a Gaussian-modulated
signal, as shown in the next section.
6.5 Simulation of Residual Error from Successive
Regeneration Approximation
In order to arrive at quantifiable conclusions regarding the relationship between the ratio
E[a2]/E[b2] and the INR of the two nonlinear paths, MATLAB simulations are performed in which
the odd- and even-order IMD products in the nominally linear receiver path are produced along
with the odd- and even-order nonlinear reference signals. Subtraction of the two signals takes place
after MMSE weighting of the elements in the reference basis and the residual error power then com-
pared to the original signal power. At the same time, the simplified expressions developed in the
previous section are evaluated numerically and the results placed alongside the simulation results
for comparison.
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6.5.1 General Information
6.5.1.1 Evaluated Waveforms
In order to maximize the signal power passing through the LNTA while not exceeding its
breakdown voltage, QPSK was chosen to be the modulation scheme of the dominant blocker a. In
the simulations and numerical calculations below, the input-referred power of a is not swept but
rather fixed at +12.5dBm. The nondominant blocker b is modeled as either a CW tone or a Gaussian
signal. These two cases are denoted in the plots below by the shorthand “S1” and“S2”, respectively.
The CW tone is evaluated due to the fact that many communications standards specify performance
under CW blocking and due to the fact that modeling blocker scenarios with a CW tone simplifies
the testing apparatus. However, in these specifications this CW tone is often merely a proxy for
a bandpass modulated signal. Furthermore, in the expressions from the previous section it is seen
that eOdd,1 and eEven,1 evaluate to zero in the presence of a CW nondominant blocker signal since
b2 = E[b2].
Given this, it makes sense to evaluate the residual error eOdd,1 and eEven,1 for the case in which
the kurtosis of the nondominant blocker is at a relatively large value. Although in principle the
kurtosis of the nondominant blocker can approach infinity in the case of a broadband pulse-based
signal, in this event the blocker bandwidth would be extremely wide and would include the receiver
LO frequency. Consequently in such a case, the interference energy within the receiver is dominated
by that of the first-order (i.e. linear) Taylor-series term while the IMD products would contribute
much smaller amounts of interference energy. Whether considering the receiver nonlinearity or not,
therefore, such a problematic situation can be dealt with utilizing solutions already described in
the literature, including the use of median prefilters [122] and maximum-likelihood RAKE receivers
[123].
Discarding the requirement of handling such broadband signals, the objective then turns to
finding a narrowband signal with a kurtosis exceeding that of most of the common modulation
schemes that may serve as one of the nondominant blockers. A bandpass Gaussian-modulated
(AWGN) signal satisfies this objective, as shown in Fig. 6.10. Furthermore, in Fig. 6.10 it is seen
that all of the higher-order moments of the Gaussian signal exceed those of a number of common
modulation schemes.
For each of the waveforms evaluated herein, the band-limited nature of the signals is enforced
with the application of root-raised cosine filters similar to those used in wireless communications
systems. The chip rate of the modulated signals is 2MSPS while the sampling rate of the simulation
is 32MHz.
6.5.1.2 Computation of Nonlinear Path INR
In order to simplify the flow of the simulation code, the INR of the two nonlinear paths is
computed in an a posteriori fashion. For this reason, the INR of the two nonlinear paths will vary
amongst the various test cases considered below. Furthermore, the INR is maintained roughly con-
stant over each E[a2]/E[b2] sweep by pegging the noise rms power to the power of the nondominant
blocker b. As in the even-order IMD computations, the INR of the even nonlinear path is computed
utilizing only the non-dc portion of the baseband even-order IMD products due to the fact that the
dc portion does not contribute to the successive regeneration of higher-order terms.
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Figure 6.10: Comparison of higher-order moments of the amplitudes of several narrowband modu-
lation schemes. a) Zoomed in. b) Zoomed out (Log Scale).
6.5.2 Odd-Order Intermodulation Products
6.5.2.1 Term Generator and Frequency Offsets Considered
Three conditions are considered while evaluating the successive regeneration scheme. First, the
case of a pure third-order odd nonlinear term generator is considered while evaluating IMD products
at the third-order IMD offset frequency (i.e. in the analysis above, l = 2 and χ3 = 1;χm = 0,m > 3).
In the plots below, this case is denoted by the shorthand“T1F1”. Second, the case of a odd nonlinear
term generator characterized by χ3 = 1, χ5 = 0.3, and χm = 0,m > 5 is considered. Here, the
successive regeneration scheme can generate compensatory IMD products for l = 2 and l = 3,
where these two cases are handled separately using the shorthand terminology “T2F1” and “T2F2”,
respectively.
6.5.2.2 Receiver Odd-Order Polynomial Model
Because to isolate the IMD products that fall around the LO frequency out of the many other
frequencies at which IMD products occur requires a polynomial expansion of the effective receiver
nonlinearity in the analysis of Section 6.4, a polynomial model of the receiver nonlinearity was
utilized for this exercise. In order to speed up the computations and to minimize effects due to
numerical instability, an 11th-order polynomial best-fit (conducted over the range (-2.7V, 2.7V))
model of the simulated LNTA was utilized. The result of the best-fit process is shown in Fig. 6.11a
and represents the polynomial shown in (6.57) where the input x is in volts and the output y is in
mA. Furthermore, the third order polynomial term is decremented by 0.02667 (i.e. α3,Tot = −2.036)
in order to represent a passive mixer with a receiver-input-referred IIP3 of +40dBm.
yLNTA(mA) = α3x
3 + α5x
5 + α7x
7 + α9x
9 + α11x
11
yLNTA(mA) = −2.010x3 + 1.506x5 − 0.433x7 + 0.056x9 − 0.002645x11
(6.57)
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Figure 6.11: a) 11th-order polynomial best-fit to LNTA input-output characteristic utilized for
successive regeneration scheme residual error simulations. b) Simulated input-referred odd-order IM
distortion for 11th-order polynomial in a) and “S2” input signal for various IMD offset frequencies.
Figure 6.11b shows the input-referred odd-order IM distortion error as a function of the IMD
frequency offset. It is seen that for the 7th-order IMD offset of 4f2 − 3f1, the input-referred error
is below or near the required sensitivity levels of the common communications standards detailed
in Table 1.1 when 10 log10(E[a
2]/E[b2]) >30 dB. Depending on the exact standard, little or no
IMD cancellation would be required under this condition. Higher-order LNTA polynomial models
were also examined and yielded similar input-referred error results to those from the 11th-order
polynomial.
6.5.2.3 Reference Basis Set
As postulated in Section 6.3.6, in addition to a three-element polynomial odd-order reference
basis set (3rd-, 5th-, and 7th-order), a functional basis element is added to explicitly model the LNTA
nonlinearity. In this case, the exact same polynomial model as (6.57) is utilized, as the purpose of
this quantitative exercise is to determine the IER due to the successive regeneration dominant-
blocker approximation and nonlinear path noise, not to determine the IER due to nonidealities
within the reference basis set. Should only one of these functional basis elements be used, however,
in the “T2F1” case there will exist significant uncancelled residual due to higher-order IMD terms
regenerated in the impure odd-order nonlinear term generator. In order to reduce this residual,
three functional basis elements are utilized, each based on the polynomial of (6.57). That is, the
basis elements are constructed as shown in (6.58) and in Fig. 6.12.
zOdd,Fxn1 =
rOdd(α3γ3,l−1,l + α5γ5,l−1,lrEven + α7γ7,l−1,lr2Even + α9γ9,l−1,lr
3
Even + α11γ11,l−1,lr
4
Even)
zOdd,Fxn2 = zOdd,Fxn1rEven; zOdd,Fxn3 = zOdd,Fxn2rEven
(6.58)
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Figure 6.12: Concept of higher-order functional reference basis elements for case of impure-odd-order
nonlinear term generator.
6.5.2.4 Mathematical Simulation Setup
The simulations reported below operate completely at baseband to minimize the required compu-
tational power. That is, the simulated yOdd and zOdd are provided by (6.14) and (6.17), respectively,
in addition to a downconversion operation (here modeled by setting 2pi(2f2 − f1)t = pi/4). Apply-
ing this phase offset of pi/4 accommodates the situation in which the I and Q components of the
odd-order IMD have different in-band power, such as that described in Section 4.7, by giving equal
weighting to each of these components in a unified analytical expression.
Also in the simulated case, the MMSE relation is used to determine the proper weightings βn
in (6.17). In the calculated case, the weightings βn are determined by applying the MMSE relation
to (6.23) while the IER is determined by (6.28)-(6.33). Furthermore, for the case of l = 3 the
substitution of (b2 − E[b2]) is made into bl−1 as mentioned previously in Section 6.4.2.
6.5.2.5 Results and Remarks
Performing the numerical computations for the case of “S2” and in which the nonlinear reference
paths are noiseless result in the curves shown in Fig. 6.13. It can be seen that calculation and
simulation match up well and that the IER is roughly equal to 20 log10(E[a
2]/E[b2]) − 10dB for
large E[a2]/E[b2]. To put this in the context of a common telecommunication standard, using
UMTS as an example, a rail-to-rail input signal due to the TX leakage would be +12.5dBm after
some up-front filtering, while the nondominant blocker might be about 30dB less than this after being
attenuated somewhat from its specified -15dBm input-referred value. In this case, the achievable
IER is close to 50dB, meaning that the input-referred IMD error power of slightly less than -50dBm
seen at the input of the LNTA could be attenuated to over -100dBm under this cancellation scheme,
a level which is not substantially greater than the thermal noise floor of the input source (-108dBm
in UMTS).
For small and decreasing values of E[a2]/E[b2] it is seen that the simulated IER begins leveling
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Figure 6.13: Simulation and calculation results of approximation error IER for case “S2” as function
of E[a2]/E[b2] for noiseless nonlinear paths.
off while the calculated results maintain the same trajectory. This is due to the fact that the
calculated IER depends solely on the statistics of a and scales proportionally with the power of b.
In the simulated case, as b becomes larger in amplitude, the smaller residual error terms neglected
in the simplified calculations become significant. As a result of the MMSE condition, these smaller
residual terms partially cancel larger residual error terms, resulting in an improvement in the IER
not predicted by the calculations.
Furthermore, it can be seen in the case of “S2T2F1” that taking the maximum of the dominant
and nondominant error terms accurately predicts the achievable IER. Here, the achievable IER
ceiling is at 41dB and can be improved upon by adding functional basis elements as was done in
Fig. 6.12.
Adding noise to the nonlinear paths results in the curves shown in Figs. 6.14-6.19. Simulated
results are shown in bold curves, while the results from the simplified calculations are shown in dashed
curves. In general, simulation and calculation match well. It can be seen in the case “S2T1F1” that
in order to achieve a particular IER, the even path target INR should be about equal to the target
IER while the odd path target INR should be about 5-10dB greater than the target IER.
One notable feature of many of the plots shown in Figs. 6.14-6.19 is that as E[a2]/E[b2] decreases,
the simulated IER improves with respect to the calculated IER, even when the IER is dominated
by nonlinear reference path thermal noise. This is due to nondominant noise error terms neglected
in the calculation becoming more significant and partially cancelling the dominant noise terms.
6.5.3 Even Order Intermodulation Products
6.5.3.1 Term Generator and Frequency Offsets Considered
For the even nonlinear path, there only exists one frequency offset, that of the frequencies
immediately surrounding dc. This fact, combined with the ease of designing an effectively pure
square-law even-order term generator, obviates the need to handle multiple test cases here.
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Figure 6.14: Simulation and calculation results of approximation error IEROdd for case “S1T1F1”.
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Figure 6.15: Simulation and calculation results of approximation error IEROdd for case “S2T1F1”.
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Figure 6.16: Simulation and calculation results of approximation error IEROdd for case “S1T2F1”.
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Figure 6.17: Simulation and calculation results of approximation error IEROdd for case “S2T2F1”.
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Figure 6.18: Simulation and calculation results of approximation error IEROdd for case “S1T2F2”.
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Figure 6.19: Simulation and calculation results of approximation error IEROdd for case “S2T2F2”.
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Figure 6.20: Simulation and calculation results of approximation error IEREven.
6.5.3.2 Receiver Even-Order Polynomial Model
The even-order polynomial model used to evaluate the successive regeneration approximation
error is developed from the measured even-order intermodulation distortion reported in Fig. 7.29b.
The coefficients α2, α4 were found to be 0.026 and -0.004 respectively, while α6 was chosen somewhat
arbitrarily to be 0.00015 in order to provide a non-negligible contribution to the total IMD power.
6.5.3.3 Reference Basis Set
Because the even-order coefficients of the measured receiver drop off in magnitude very quickly,
a functional basis element was not required here. Hence, a three-element polynomial basis consisting
of IM2, IM4, and IM6 reference terms was utilized.
6.5.3.4 Mathematical Simulation Setup
The simulated waveforms were generated with the use of (6.42) and (6.44). The coefficients βn
were determined via the MMSE relation and the reference terms subtracted from the original IMD
terms, with the power of the resultant error compared to the power of the original signal to obtain
the IER. The equations utilized to compute the simplified calculation IER are given by (6.43), (6.54),
(6.55), and (6.56).
6.5.3.5 Results and Remarks
Performing the numerical computations specified above result in the curves shown in Fig. 6.20.
Although as for the odd-order case calculated results are plotted with dashed lines, in this case the
agreement with simulation is close enough to obscure the view of this data. Clearly the curves in
the left hand plot correspond to the case where a CW nondominant blocker signal is applied to the
system and there does not exist any degradation of IER as the ratio E[a2]/E[b2] is reduced. However
for 10 log10(E[a
2]/E[b2]) >30 dB the results are nearly identical irrespective of whether a CW or
bandpass Gaussian nondominant blocker is applied to the nonlinearity model.
144
Chapter 7
Implementation and Testing of a
Rail-to-Rail Input Receiver with
Successive Regeneration and
Adaptive Cancellation of
Intermodulation Products1
7.1 Receiver Architecture
Having introduced the wide-swing LNTA in Chapter 5 and the higher-order IMD-cancellation
approaches in Chapter 6, the tools now exist to build a receiver capable of withstanding large input
signals on the same order of magnitude as the receiver supply voltage. Since the LNTA and nonlinear
reference blocks must interface monolithically with the rest of the circuitry in a passive-mixer based
receiver, a completely new RF/Analog die must be designed and fabricated in order to validate the
proposed concepts.
In order to guarantee repeatable performance of the receiver, the design was approached with
the goal of handling a differential rail-to-rail input signal. Although in principle the wide-swing
LNTA is useful for input signals larger than this, oxide breakdown of the input devices may occur
and render the performance of the receiver unreliable.
The recommended supply voltage of a 90nm process is 1.0V. However, if the constituent circuit
blocks are designed in such a way that the devices are stacked, the supply voltage may be increased
without concern for device degradation. To ensure that device degradation mechanisms do not
come into play over large-signal operation, the circuits may be simulated and their internal voltages
monitored to check that the MOSFET terminal voltages do not exceed a particular value representing
a voltage with some margin below the MOS oxide breakdown voltage.
In order to accommodate an input signal of appreciable magnitude, a supply voltage of 1.5V was
chosen in order to comfortably accommodate the four-transistor stack required of the wide-swing
LNTA in Chapter 5. In this case, a differential rail-to-rail input signal is on the order of +12.5dBm
to +13.5dBm. As this large signal is filtered after downconversion to baseband, it must first pass
1Portions of this material have been previously published in [119] and copyright is owned by IEEE.
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LO
LO
Figure 7.1: Depiction of reciprocal mixing with large blocker.
through the passive mixer where it will downconvert LO phase noise into the desired signal band
via reciprocal mixing, as depicted in Fig. 7.1. A quick calculation in (7.1) shows that the phase
noise of the LO at the offset of the large blocker must be less than -180dBc/Hz to obtain a noise
figure of 6dB due to this effect alone. In (7.1), PC(dBm) is the LO carrier power, PB(dBm) is the
power of the blocker, PN,φ(dBm/Hz) is the absolute phase noise power per unit bandwidth, and
PN,IR(dBm/Hz) is the effective input-referred noise power. Surveying the phase noise performance
of several top-end Agilent and Anritsu signal generators reveal a typical thermal phase noise floor of
around -150dBc/Hz [124] [125] and -160dBc/Hz [126], which is much higher than desirable for the
goals of this project. Due to the insufficiency of these potential LO sources, an on-chip frequency
generation solution must be added to the RF/Analog die. At minimum, the VCO along with a
divider chain is required to be integrated on-chip, while the baseband portion of a PLL may be
implemented off-chip.
PN,IR(dBm/Hz) = NF (dB) + 10 log10(kT ) + 30dB
PN,IR(dBm/Hz) = PN,φ(dBm/Hz) + PB(dBm)− PC(dBm)
PN,IR(dBm/Hz)− PB(dBm) = (PN,φ − PC)(dBc/Hz)
NF (dB) + 10 log10(kT ) + 30dB − PB(dBm) = (PN,φ − PC)(dBc/Hz)
NF (dB)− 186.3dB = (PN,φ − PC)(dBc/Hz)
(7.1)
For the purposes of this academic exercise, the analog-to-digital converters and digital back end
are implemented off-chip in discrete, commercially available ICs, and in software, respectively. As
the design of analog-to-digital converters for radio receivers is a well-established art and as the
large blockers are proposed to be filtered out within the RF/Analog front end, integrating ADCs
onto the RF/Analog die would yield very little in the way of improving the proof-of-concept of this
receiver. Similarly, while practical challenges of integrating analog and digital hardware on the same
die always exist, they are typically handled on a case-by-case basis and are usually surmountable.
Hence, implementing and integrating the digital back end algorithm would similarly add little to
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Figure 7.2: Proposed receiver architecture with detail on RF/Analog front end.
the proof of concept.
7.1.1 RF/Analog Front End Architecture
Due to the current-domain approach of the large-signal receiver, there do not exist any internal
voltage-domain nodes at which the nonlinear paths may branch off from the nominally linear receiver
path as in the architecture described in Chapter 3. As shown in Fig. 7.2, all three receiver paths
access the chip input, which is the only RF node with appreciable signal voltage amplitude. Although
the voltage at this node is slightly distorted due to the nonlinear impedance division between the
source impedance and the LNTA input impedance, the magnitude of the distortion relative to the
large input blockers is small enough such that explicit nonlinear interaction between these distortion
terms and the much larger blockers is negligible relative to nonlinear interaction between the blockers
themselves. In other words, unintentional higher-order distortion terms in the nonlinear paths due
to the nonlinearity of the LNTA input impedance are negligible with respect to the magnitude of
the intentionally generated higher-order reference distortion terms.
To see why, the reader may consider from a quantitative perspective a peak asymmetric blocking
condition of incident signals with powers of +12.5dBm and -16.5dBm. Based on the simulated
results of Fig. 6.11b, the IMD products at the LO frequency are expected to be slightly less than
-50dBm at the input of the receiver. Any nonlinear reference IMD terms generated in the nonlinear
term paths from the interaction between this signal and the smaller blocker are at least 43.5dB
smaller in magnitude than the IMD resulting from the interaction of the smaller blocker with itself.
Even if IMD cancellation greater than 40dB is desired it is important to note that the interaction
of these IMD products at the LO frequency with the original blockers results in higher-order IMD
terms in the nonlinear reference paths that can be canceled using the successive regeneration scheme
147
described in Chapter 6. Hence, placement of the nonlinear reference circuitry at the input of the
LNTA does not constitute a significant limitation to the design at hand.
7.1.1.1 Linear Path
Processing the desired communication signal is the responsibility of the linear path of the receiver
and as such it is composed of nominally linear circuit blocks. The LNTA interfaces to the quadrature
passive mixers in a capacitive fashion via the capacitors in Fig. 5.19. In reality, each of the four
capacitors shown in Fig. 5.19 constitutes two parallel capacitors, each of which goes to one of the
two quadrature mixers. In order to isolate the I and Q downconversion chains with minimal voltage
swing at the LNTA output, a 1/4-phase passive mixer scheme was used. The noise generated by the
transimpedance amplifier (TIA) in a passive mixer system is a well-known problem in cases such as
this, where the impedance looking back up into the passive mixer is low [51]. In order to provide a
high source impedance to the TIA, it is preceded by a common-gate (CG) buffer, thereby lowering
its effective noise contribution. This technique was previously shown in [127] although the details
of the CG buffer in this case were not shown. When placed in parallel with a very large (335pF)
differential capacitor, the input impedance of the CG buffer also aids in attenuating the amount of
large downconverted blocker that is passed to the remainder of the receiver chain. A second-order
active RC biquad (BQ) is utilized to both buffer the TIA and to complete a 3rd-order Chebyshev
low-pass anti-aliasing filter. The biquad outputs are designed to drive the discrete ADCs through
the ESD network and remain stable over process corner even when loaded with 20pF of capacitance.
The 3-dB cutoff frequency of the composite (CG-TIA-BQ) filter is approximately 2.3MHz so as
to avoid introducing substantial group delay distortion for desired signals occupying double-sided
bandwidths up to 4MHz. Coarse dc offset cancellation is provided by adding a differential static
current to the virtual ground nodes of the first biquad OTAs. This allows the receiver to process
large baseband IMD products even in the presence of large dc offset.
7.1.1.2 Odd Nonlinear Path
Utilizing a distributed cubic term generator with an architecture similar to the one described
in Chapter 4, the odd nonlinear path principally generates 3rd-order IMD products. The output of
the cubic term generator is a current-mode signal which is buffered by CG amplifiers that provide
separation between the I and Q passive mixers that downconvert the reference odd-order IMD
products to baseband. Because the odd-order IMD reference current is small relative to the current
that must be handled by the linear path, the I/Q buffering may be done in such a way that places a
large impedance in series with the signal path. In this case, a more traditional passive mixer scheme
may be employed as opposed to a 1/4-phase scheme that requires greater power due to the sharper
rise and fall times of the mixer drive waveforms. Since the ratio between the magnitudes of the
desired odd-order IMD products and undesired odd-order IMD products (namely those appearing
at frequencies other than that of the LO) is much smaller than that of the undesired blocker and the
desired signal, the required order and out-of-band attenuation of the baseband anti-alias filtering in
the nonlinear paths is much less than in the linear path. Hence, the large filtering capacitor in the
linear path is not required here. Similarly, the large output impedance presented by the CG buffers,
even at RF, prevents the input-referred TIA noise from being substantially amplified, although care
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Figure 7.3: Implementation of PLL loop with off-chip components.
must be taken to avoid the introduction of substantial parasitic capacitance at this node. Like the
linear path, 2nd-order biquads are utilized to buffer the TIA, to complete a 3rd-order Chebyshev
filter, and to drive the discrete ADC inputs. In this case, the 1-dB and 3-dB cutoff frequencies
of the filters are 6.5MHz and 7.2MHz, respectively, and the in-band ripple is minimized in order
to approximate the effectively memoryless (aside from a constant group delay) analog signal path
required by the successive regeneration scheme to obtain large IMD cancellation ratios for blocker
signals of double-sided bandwidth in the MHz range. The larger cutoff frequency of the Chebyshev
baseband filters relative to those of the linear path is made possible by the reduced amplitude
discrepancy between desired and undesired signals relative to the linear path as described in Section
3.3. In this case, less attenuation is required in the anti-alias filtering than in the linear path to
achieve the desired IER. Coarse dc offset cancellation circuitry is present in the nonlinear path
biquads as well but was not utilized during testing.
7.1.1.3 Even Nonlinear Path
Fronted by a canonical MOS squaring circuit, the even nonlinear path incorporates the same
baseband building blocks as the odd nonlinear path, saving design time. Since the desired even-order
(principally IM2) products already exist at baseband, there is no need for any frequency conversion.
7.1.1.4 Frequency Generation
Accurately setting the reference frequency of the experimental receiver requires a complete PLL.
Although the PLL is not required to be active for IMD cancellation to properly occur, enabling the
PLL is required to obtain reliable measurements of complex signals passing through the receiver.
The principal purpose of this PLL is to prevent large-scale low-frequency drift of the LO frequency
and to maintain the out-of-band phase noise performance of the QVCO rather than to achieve a
particular in-band phase noise floor. Although the IMD products around the LO frequency can be
large, the phase noise imbued onto these signals when downconverted is the same in both the linear
and nonlinear paths. In principle, therefore, the in-band phase noise of the PLL does not prevent
cancellation of IMD products, although it may slightly degrade the EVM of an incident desired
signal.
The VCO oscillates at the LO frequency in order to minimize the out-of-band phase noise floor
for a given power dissipation. Since the out-of-band phase noise floor is dictated by the thermal
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noise of the devices at high frequencies, driven circuits such as frequency dividers will contribute
substantially in this frequency range unless they are of inordinate power dissipation. Not running
the VCO at 2x the LO frequency is an atypical choice due to the fact that it promotes LO-RF and
RF-LO coupling, increasing dc offset and decreasing IIP2, respectively. However, in this architecture,
dc offset is compensated by adding a differential static current to the first OTA virtual ground in the
biquads. IM2 products are ultimately cancelled using the scheme described in Chapter 6, improving
the effective IIP2 performance.
The PLL loop, shown in Fig. 7.3, begins off-chip with discrete frequency dividers which permit
the use of low-frequency reference oscillator inputs and phase-frequency detectors. The outputs of
the frequency dividers are compared using a TI TLC 2933A discrete phase frequency detector/charge
pump circuit. As the “charge” pump of the TI TLC 2933A consists merely of low-impedance switches
to each of the power supplies, another mechanism to regulate the current flowing into the loop filter
must be implemented. This is done by first using a resistive voltage divider to establish a common-
mode voltage of VDD/2 at the charge pump output and then by low-pass filtering the resultant
perturbations in voltage produced by the charge pump switching. Secondly, the output voltage of
the low-pass filter and the virtual ground node of an active loop filter are applied across a resistor
to establish the current to be integrated onto the loop filter capacitor. Because the discrete PLL
components operate under a supply voltage of twice that of the 90nm RF/Analog die, a passive
resistive divider is used to reduce the output of the active loop filter in order to avoid overvoltage
damage to the chip. This output is in turn low-pass filtered in order to remove high-frequency noise
on the reference line prior to re-entering the chip to act as the control voltage of the QVCO.
7.1.1.5 ADCs and Digital Interface
The analog outputs of the receiver are captured by 12-bit ADI AD9235 ADCs running at
25MHz. The digital outputs of the ADCs are received by an FPGA platform that serializes the
data so that it can be sent to a logic analyzer/digital spectrum analyzer for data acquisition and
real-time measurement of the receiver baseline metrics.
7.1.2 Digital Back End Architecture
For the proof-of-concept demonstration of the successive generation and adaptive cancellation
of IMD products, the digital back end (DBE) is implemented in a fixed-point software model, with
its architecture shown in Fig. 7.4. The nonlinear path inputs are upsampled and filtered prior to
successive nonlinear reference generation to ensure that unwanted higher order nonlinear terms do
not alias into the signal band. This filtering also compensates for the small amount of group delay
distortion present in the nonlinear path analog baseband filters. After this process is complete, an
approximate digital model of the analog linear path baseband filter removes undesired residue from
these operations and helps to better match the known difference between the frequency responses
of the linear and nonlinear paths.
The remaining frequency-domain difference between the linear and nonlinear path transfer func-
tions is fine-tuned via LMS adaptive equalizers modified to compensate for I/Q mismatch, shown in
Fig. 7.5. Quantized-NLMS adaptive equalizers modified to divide by the square root of the norm
were placed on the IM2 and IM4 lines to reduce gradient noise amplification for large signal levels.
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Figure 7.4: Proposed digital back end architecture.
Modifying to divide by the square root of the norm merely involves a bit shift, as shown in Fig. 7.6,
and does not constitute an undue hardware burden.
High-pass filters remove dc offsets and 1/f noise from the incoming signals. Dc trimming circuits
are utilized to cancel dc offsets prior to the high-pass filters and can be periodically turned on to
measure the analog die output offsets at regular intervals when the IMD cancellation scheme is not
in use. This is done so that the combination of dc offsets along with the high-pass filters do not result
in large settling times during alternate path turn-on that would delay convergence of the adaptive
algorithm. Dc trim circuits are also utilized prior to the high-pass filters on the higher-order even
IMD lines, as dc signal is regenerated by even-order nonlinear operations.
Root-raised cosine filters provide a large degree of adjacent channel rejection and have a 3-dB
cutoff frequency of 2.0MHz. It is important to completely remove large adjacent channel signals prior
to adaptive cancellation as these signals will interfere in the LMS correlation process, generating
a significant amount of tap noise. These filters are required in typical communications systems in
any event in order to complete a raised cosine filter (the other root-raised cosine filter is used to
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pulse-shape the output data of the transmitter) so that intersymbol interference is minimized.
The basis elements required by the LNTA from Section 5.8 are implemented as the 256-element
lookup tables f(x) and g(x) in Fig. 7.4. Both f(x) and g(x) realize functions of the form e−|k|x where
a squaring term is not needed due to the fact that the IM2 products have already experienced a
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squaring. The performance of the cancellation scheme is not extremely sensitive to the value of k
used - the value of k may change ± 20% without affecting input-referred cancellation more than
0.1dB in the measured worst-case blocking condition. A function tanh(k · x) is utilized in the even-
order distortion cancellation. It was found that adding this functional basis helps to reduce the
effects of low-frequency corruptive signals on the odd nonlinear path outputs during application of
a large signal to the receiver input. Over short time periods, this corruptive signal appears as dc
on the odd nonlinear path baseband input. When this dc signal multiplies the outputs of the f(x)
and g(x) blocks, it creates yet another spurious signal which is partially canceled by the tanh(k · x)
basis.
Finally, a half-band filter was added to the output of the algorithm to suppress glitching during
the peak blocking condition. As the glitch impulses are composed mostly of high-frequency content,
they are dramatically attenuated by the half-band filter. This glitching occurs because the IMD
products in the linear path baseband occasionally rail the output of the OTAs, generating higher-
order harmonics that are not well-modeled by the basis set shown in Fig. 7.4. Although in principle
a basis element can be developed to explicitly model this source of error, the half-band filter is a
less multiplier-intensive solution to the problem.
The complete digital back end circuitry used in the nonlinear path, including the adaptive equal-
izers, utilizes 39 and 342 16-bit multipliers running at 50MHz and 16.66MHz, respectively. Based on
the results of [128] and assuming that the multipliers dominate the power consumption, the extra
digital circuitry and adaptive equalizers would consume about 12mA and 41.5mA under a 1.3V
supply for the even and odd nonlinear paths, respectively. In practice, these quantities would be
dramatically reduced by time-averaging, as correction is only required under infrequent blocking
conditions.
7.2 90nm Die Circuit Blocks
7.2.1 Linear Receiver Path
7.2.1.1 14 -Phase Passive Mixer
Immediately following the LNTA described in Chapter 5, the passive mixer shown in Fig.
7.7 modulates the input signal current with the 1/4-phase LO waveforms, downconverting it to
baseband. As specified by the literature [51] [103], the passive mixer switches are biased such that
the dc gate-source voltage is only slightly larger than the threshold voltage of the device to prevent
the flow of dc current. This is accomplished by the servo biasing circuit shown in the left half of
Fig. 7.7 which forces a small leakage current through a dummy device and then forces the source
voltage to equal the mixer output common-mode voltage. A similar biasing scheme was reported in
[103] that used a fixed bias voltage rather than the passive mixer baseband output common-mode
voltage.
The passive mixer gates are relatively large at 120µm by 80nm, resulting in an on-resistance of
about 3.3Ω at the typical process corner. For a rail-to-rail input signal that produces a peak current
of 30mA, this results in a voltage drop of 100mV across the switch.
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7.2.1.2 Common-Gate TIA Buffer
This common-mode feedback circuit is vital to the operation of the passive mixer, as its baseband
output voltage is specified in an open-loop fashion by the input devices of the common-gate buffer.
Shown in Fig. 7.8, the common-gate buffer is implemented by a gm-doubling circuit which places
a common-source PMOS device in parallel with the input common-gate devices while sharing the
bias current, similar to the design of the input transconductor in [104]. Unlike the design in [104],
this design is at baseband rather than at RF and is not as easily biased by ac-coupling techniques
that separate the biasing (dc) and signal (ac) domains. Here, the output common-mode voltage
is established with an OTA-based loop that uses split-pole compensation to obtain 37+dB of dc
gain and 13+MHz of bandwidth over MOS and resistor corner. The PMOS devices are thick-oxide
devices to take advantage of the higher threshold voltage offered. This permits a direct dc biasing
of the PMOS devices that is compatible with maintaining all of the other devices in the saturation
region over MOS and resistor corner.
The transconductance of the CG buffer devices is determined first by noting that each of the
devices must be designed with a narrowly defined overdrive voltage VOD = VGS − VTH in order
to maintain device operation in the saturation region over corner variation. In other words, the
transconductance and sizing relationships between all of the devices are roughly fixed, and the only
practical design variable is that of the quiescent current, which sets the absolute device sizing.
In order to choose the optimal gm, the analytical setup in Fig. 7.9 is utilized in which the
effective LNTA output impedance ZS is frequency-translated to baseband. The RF input current
at the LNTA output node can also be frequency-translated to baseband. At this point, the signal
current sees an impedance division between the LNTA output impedance and the input impedance
of the CG-buffer. With this setup, the output signal current power is given by (7.2), where the
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Figure 7.8: Simplified schematic of linear path common-gate buffer.
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Figure 7.9: Analysis of optimal gm of common-gate buffer.
transconductances are denoted as gm,n for the NMOS input device, gm,nc for the NMOS current
source device, and gm,p for the PMOS common-source device.
S2out,rms = S
2
in,rms
(
(gm,n + gm,p) ·
(
ZS
1 + gm,nZS
))2
(7.2)
The current thermal noise power density at the output of the CG-buffer is given by (7.3):
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Figure 7.10: Inverse of input-referred thermal noise power density of CG buffer as function of input
device transconductance.
Element Value
R0 3kΩ
R1 6kΩ
R2 6kΩ
R3 60kΩ
R4 60kΩ
C0 40pF
C1 7pF
C2 2pF
Table 7.1: Passive values in linear path baseband filtering.
N2out,rms(∆f) = 4kTR∆f
(
gm,p + gm,nc ·
(
ZS
1 + gm,nZS
(gm,n + gm,p)
)2
+ gm,n
(
1 + gm,pZS
1 + gm,nZS
)2)
(7.3)
Given that ZS is determined to be 181Ω in simulation, the inverse of the input-referred thermal
noise power density is plotted in Fig. 7.10 versus gm,n when gm,p = 0.76gm,n and gm,p = 0.465gm,nc.
In this case, a soft optimum is obtained for gm,n=4.5mS. For design purposes, gm,n was set to 6mS
for better handling of the attenuated large out-of-band blocker that still makes it through the CG
buffer while losing very little SNR from the optimum-gm point.
Also included in Fig. 7.8 is the large differential input capacitor used to attenuate the majority
of the large downconverted blocker current. At 335pF it is clearly visible in the chip die photograph.
Along with the impedance ZS ‖ 1/gm,n it sets a first-order pole at about 3MHz that by 100MHz
attenuates the large signal out of band blocker current continuing on to the TIA by about 30dB.
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7.2.1.3 TIA and Baseband Filter
Using a standard TIA/Biquad architecture, shown in Fig. 7.11, the large out-of-band signals are
filtered to an even greater extent prior to sampling by the ADC. The resistor and capacitor sizes,
listed in Table 7.1, are chosen to trade-off in-band noise and distortion. The somewhat large re-
sistance values do slightly impact the noise figure of the entire receiver and might be reduced in
a future implementation. Dc offset compensation is provided by a set of programmable current
sources, shown in the right hand side of Fig. 7.11, tied to the virtual ground nodes of the first OTA
in the biquad. For positive offsets, the pair of highlighted current sources is enabled. For negative
offsets, the highlighted current sources are disabled and the greyed-out sources are enabled.
7.2.1.4 Baseband OTAs
Standard two-stage Miller-compensated OTAs, shown in Fig. 7.12, provide the loop gain nec-
essary for accurate realization of the biquad filter transfer functions. In order to save design time,
all of the OTAs throughout the 90nm die are essentially the same and draw 0.75mA of quiescent
current, except for that of the linear path TIA, which is a doubled version of the others and draws
1.5mA.
7.2.2 Nonlinear Receiver Path
7.2.2.1 Odd IMD Nonlinear Reference and Common-Gate Buffers
Like the receiver described in Chapter 3, the odd IMD nonlinear reference is comprised of a
multi-stage cubic term generator such as the one described in Chapter 4. In order to improve
the dynamic range of the cubic term generator, stacked NMOS/PMOS squaring circuits are used
to generate the initial second-order IM2 terms as shown in Fig. 7.13. Like the circuit described in
Chapter 4, half of the squaring circuits actively generate IM2 products, while the other half generate
currents only in response to common-mode inputs. More specifically, the lower left NMOS and upper
right PMOS squaring circuits generate IM2 products, while the upper left PMOS and lower right
NMOS with shorted inputs generate signals only in response to common-mode inputs.
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Figure 7.13: Simplified schematic of odd nonlinear term generator.
In order to more accurately achieve a square-law I-V characteristic, the input squaring circuits
are comprised of thick oxide devices with channel lengths of 1µm. Even having done this does not
permit accurate square-law behavior when a large rail-to-rail signal is applied to the input of the
circuit. For this reason, the input RF signal is capacitively divided down between the ac coupling
capacitance and the large squaring device input capacitance.
Chapter 4 argues that one advantage of a multistage cubic term generator with a bandpass
interstage characteristic is that IM2 terms directly surrounding dc are removed so that they do not
saturate the interstage circuitry while contributing nothing to the usable output IMD products. This
advantage is nowhere greater than in the case of an asymmetric blocking condition dominated by a
large signal. In this case, the dc signal content is greater than the beat-frequency IM2 content by
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an amount equal to the difference in power between the large blocker and smaller blocker and may
approach 20-30dB depending on the precise application. Removing the dc IM2 content also relaxes
requirements on the nonlinear path baseband postfiltering. Were an explicit cubing used to generate
the odd-order IMD (principally IM3) products, the resultant output at the large out-of-band blocker
frequency would be much larger than the odd-order IMD products at the LO frequency due to the
fact that it consists primarily of a cubed version of the original large signal. Without the dc IM2
content, however, the output at the large signal frequency is a much smaller odd-order IMD term
proportional to the square of the small blocker multiplied by the large blocker.
In principle, it is desired that IMD products be canceled to the thermal noise floor limit of
the linear receiver path. In this case, it would be desirable to cancel IMD products such that the
input-referred distortion error power is reduced by 40dB or more. Given this, it is prudent to ask
whether the interstage group delay constitutes a limitation to achievable cancellation. Returning to
Fig. 4.13 it is seen that 50dB IER is achievable when the interstage group delay is 1/20th of the
chip time. As a 1ns interstage group delay is easily achievable, the results of Section 4.7 imply that
the multistage cubic term generator is suitable for generating reference IM3 products for modulated
blockers with sampling rates up to 50MHz.
In order to isolate the I and Q passive mixers from one another, two CG buffers are utilized at
the output of the odd IMD nonlinear reference, resulting in an even split of the output reference
current.
7.2.2.2 Even IMD Nonlinear Reference and Buffer
The even-order IMD nonlinear reference shown in Fig. 7.14 utilizes the same input stage as
the cubic term generator from Chapter 4. Because the desired IM2 products in this case exist at
baseband, a direct dc connection is made between the squaring transconductor outputs and the
subsequent buffering stage. Like the odd-order IMD reference circuit from the previous paragraph,
the input is capacitively divided down so as not to overwhelm the input devices.
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Element Value
R0 3kΩ
R1 6kΩ
R2 12kΩ
R3 6kΩ
R4 24kΩ
C0 13.2pF
C1 6.6pF
C2 1.2pF
Table 7.2: Passive values in nonlinear path baseband filtering.
7.2.2.3 Passive Mixers and Baseband Circuitry
The odd nonlinear path utilizes the passive mixer architecture shown in Fig. 7.7. However,
the mixer here utilizes much smaller switches and takes as an input a 50%-duty cycle LO waveform
from the nonlinear path frequency divide-by-2 circuit. Both nonlinear paths employ the TIA/Biquad
architecture shown in Fig. 7.11 with the addition of a 5pF differential capacitor placed across the
TIA OTA input terminals to suppress upconverted high-frequency signal. In order to avoid any
distortion at baseband due to the saturation of the output OTAs, the gain of the biquad is designed
to be less than that of the linear path (6dB vs. 20dB). The OTAs used are the same as those in
the linear path, with the exception that the common-mode feedback is modified as in [129, pg. 146]
with the connections made using the dashed lines in Fig. 7.12. Because the OTA inputs see an
infinite impedance at dc, without the dashed-line connections, the OTA common-mode voltage has
two stable solutions, one of which does not permit rail-to-rail output operation.
Coarsely matched odd and even baseband filters are required for the successive regeneration
of nonlinear terms at digital baseband so that the odd-order and even-order reference IMD terms
experience the same group delay prior to multiplication. Mismatch between the group delays does
not constitute a limitation for the proposed successive regeneration scheme, however, as different
IMD reference basis elements may be created with staggered digital delays between the odd and
even references prior to multiplication. In this case, the adaptive algorithm will effectively perform
a system identification on the true relationship between the analog group delays and in the process
will strongly cancel the higher-order IMD terms.
7.2.3 Frequency Generation
7.2.3.1 QVCO
Out-of-band VCO noise is typically dictated by the thermal noise of the oscillator active devices
and the filtering attenuation provided by the L-C tank. For this reason, the Q of the L-C tank must
be maximized with generous metal lines comprising the inductor and all interconnect. Given the
aggressive requirements of the large-signal handling receiver, it is desired to reduce the out-of-band
noise even further. One way to accomplish this is by using a ring oscillator with capacitively coupled
dual L-C tanks [130] whereby the dual nature of the tank increases its effective Q. As depicted in Fig.
7.15, capacitive coupling between the L-C tanks also results in a 90◦ phase shift as the voltage from
one tank induces a current through the capacitor to then form a voltage on the next tank. Utilizing
two of these 90◦ phase shifts in conjunction with active devices and a 180◦ transition implemented
by a differential signal swap results in a structure that satisfies the Barkhausen criterion at some
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Figure 7.16: Depiction of dual-Q ring VCO after Π-Y transformation.
frequency dictated by the values of the passive elements in the structure. As a side benefit, the two
halves of the circuit output signals 90◦ out of phase with each other, creating a QVCO.
As also determined by the work in [130] and depicted in Fig. 7.16, the capacitive coupling
network in the RLC tanks can be manipulated using a Π-Y transformation. According to [130]
this results in lower loss in the network and has the added advantage that when implementing the
capacitors as tunable PIN diodes, the control voltage at the center node of the Y-network is easily
accessible at low frequencies via a resistive connection.
These concepts were implemented in a working QVCO, whose schematic is shown in Fig. 7.17
and that is modified from the one described in [130]. PMOS devices were used for lower phase noise
[131] while utilizing the thick-oxide option permitted large signal swings to increase the carrier-
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Figure 7.17: Simplified schematic of implemented QVCO.
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Figure 7.18: Frequency generation circuitry simulations. a) Time-domain outputs of QVCO. b)
Simulated total noise of the oscillator and 1/4 phase logic circuitry.
to-noise ratio. Adding a differential inductor from the tail current source to the active devices
of the oscillator reinforces the quadrature relationship between the two halves of the QVCO [132],
increases the output signal swing (and hence carrier-to-noise ratio) [132] and reduces the phase-noise
contribution of the oscillator bias circuitry [133]. The simulated output waveform of the oscillator
with extracted capacitances and when loaded with the 14 -phase logic is shown in Fig. 7.18a. These
162
waveforms are subsequently attenuated by the ac-coupling network at the input of the 1/4-phase
logic such that they do not break down the oxide of the CMOS NAND device gates.
7.2.3.2 14 -Phase Logic and Multiply-by-2
Directly supplying waveforms to the passive mixer gates is performed by the 1/4-phase generation
logic circuitry shown in Fig. 7.19. With the outputs of the QVCO, CMOS NAND gates generate a
set of nonoverlapping 1/4-phase pulses which are then buffered by CMOS inverters that drive the
passive mixer gates. The common-mode voltages of the NAND gate inputs are set via a reference
buffer and ac-biasing. Because the relationship between the four input waveforms is known and
periodic, only one of the two PMOS transistors typically present in a NAND gate is required. Since
the PMOS device is much larger than the NMOS gate, removing one results in a reduction in dynamic
power dissipation due to the decrease in capacitive load. The simulated total noise of the oscillator
and the 14 -phase logic from a PNOISE simulation is plotted in Fig. 7.18b. Note that due to the
equipartition theorem of statistical mechanics, half of the noise power is amplitude noise power and
half is phase noise power. Hence, the relevant noise metric is 3dB less than shown in Fig. 7.18b. At
a 100MHz offset frequency, the noise is dominated by various components of the QVCO, while the
1/4-phase logic contributes just 23% of the noise power.
Sending the LO phase information to the nonlinear path may entail the use of a substantial
routing length, which increases the likelihood that the LO signal will couple to a sensitive node
in the circuit. Because of this, the LO frequency is multiplied by 2 before routing it out to the
nonlinear path so that any coupling to one of the signal paths is relatively benign. Performing this
multiplication is facilitated by the 1/4-phase logic in that when the I and Q 1/4-phase outputs of
the NAND gates are again applied to NAND gates, the output signal period is half that of the input
signals. Applying this circuitry to both I and Q 1/4 phase outputs generates a differential signal
that incorporates information from all of the signals controlling the linear path mixer. Because this
2xLO signal most closely reflects the totality of the waveforms actually supplying the mixer, it is
used as the input to the frequency divider chain and the rest of the PLL.
7.2.3.3 Divide-by-2
As shown in Fig. 7.20, the divide-by-2 circuit used both in the nonlinear path and in the
frequency divider chain is comprised of two current-mode logic (CML) D-flip-flop (DFF) latches
buffered by actively loaded Cherry-Hooper amplifiers, both shown in Fig. 7.21.
7.2.3.4 Frequency Divider Chain
The frequency divider chain and its connections within the PLL are shown in Fig. 7.3. It
consists of six divide-by-2 circuits cascaded for a net division of 64. As each divide-by-2 circuit has
one differential input and two differential outputs, the I output of each frequency divider is used to
connect to the next one while the Q output is kept floating. As the frequency divider chain was
implemented as part of a last-minute notification to tape out the chips, its termination circuitry
relied on pre-laid out blocks capable of driving the off-chip capacitive load. In this case, CMOS
inverters were used to buffer the divide-by-2 output to drive an on-chip PMOS-based common-
source amplifier. The output of this amplifier is connected to an off-chip discrete Schmitt-trigger
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Figure 7.19: Simplified schematic of implemented 1/4-phase logic circuitry.
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Figure 7.20: Block diagram of CML divide-by-2 circuit.
which provides buffering prior to driving a long trace on the printed circuit board.
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buffers.
7.3 Experimental Setup
The complete assembled receiver up to the connection to the FPGA board is shown in Fig.
7.22. A close-up of the gold-plated Rogers board is shown in Fig. 7.23, while the die photo of the
chip is shown in Fig. 7.24. Included on the Rogers board are an external 1:1 balun and ac coupling
capacitors to the input of the LNTA. Although a balun is not strictly required in the event that a
differential antenna is utilized with the receiver, it is required to interface the differential 50Ω LNTA
with the single-ended 50Ω test equipment. Calibration of the input sources is performed up to the
leftmost (RF input) SMA connector of the receiver. The combined losses of the SMA connector,
balun, routing, and ac coupling capacitors are taken into account by shorting the exposed terminals
of the ac coupling capacitors, which sit 180 µm apart, and by measuring the S11 scattering parameter.
The result of this experiment in dB divided by two yields the combined loss of the input network
up to the LNTA. As the final connection to the LNTA occurs in free space, the wavelength of a
1.9GHz input signal at this point is 160mm. Since the shorted connection length is three orders of
magnitude less than the signal wavelength, this shorted connection is a very good approximation to
an ideal short, validating this measurement procedure. The measured losses of this input network
are then de-embedded from the raw measurement data of the receiver itself, setting the calibration
plane at the chip input.
A picture of the experimental setup is shown in Fig. 7.25 with the setup schematic shown in
Fig. 7.26. The large modulated blocker is supplied by an E8267 vector signal generator followed by
three Panasonic EFCH1842TCD1 SAW filters in series in order to attenuate the signal generator
phase noise at the RX LO frequency. In order to overcome subsequent losses, the large modulated
signal is amplified by a Mini-Circuits ZHL-4240 power amplifier and then followed by three additional
EFCH1842TCD1 SAW filters in order to remove more noise from the E8267 and the power amplifier.
An E8257C signal generator is used to model a CW desired signal, while an 83620B signal generator
was used to generate the smaller of the two blockers. These two signals are combined using a Mini-
Circuits ZFSC-2-2500 signal combiner/splitter. The resultant output is then combined with the
output of the final large-signal SAW filters using a Mini-Circuits ZAPDQ-2 power splitter/combiner.
According to the ZAPDQ-2 data sheet, its typical port isolation is 25dB at 1.8GHz, helping to protect
the two smaller-signal generators from the power amplifier output. The output of the ZAPDQ-2
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Figure 7.22: Photograph of assembled RF/Analog front end.
Figure 7.23: Photograph of mounted RF/Analog 90nm die with RF and local baseband connections.
is coupled to a HP 8563E spectrum analyzer via a Krytar model 1851 directional coupler. The
spectrum analyzer is used to verify that the proper signal characteristics are applied to the receiver
input at any given time. The directional coupler is connected to the receiver RF input via a Mini-
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Figure 7.24: RF/Analog chip die photo.
Figure 7.25: Photograph of experimental setup.
circuits ZFBT-6GW bias tee. Calibration of the input source network is performed by recording key
signal power levels at the output of the cable connecting to the assembled receiver with a HP 8487A
power sensor and an E4418B Agilent power meter. The receiver noise figure test is performed using
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Figure 7.26: Schematic of experimental setup.
the Y-factor method with an HP 346C noise source connected to the input of the aforementioned
bias tee. In this latter test, the losses of the bias tee and cable to the receiver are measured and
calibrated out of the receiver noise figure and gain measurements.
The PLL reference is applied using an HP 8665B sinusoidal signal generator to ensure good
spectral purity of the reference signal in series with a Mini-Circuits ZFBT-6GW bias tee externally
biased to 1.5V (half the 3V power supply of the PCB-based portion of the PLL).
The digital ADC outputs interface to the Terasic DE3 FPGA board via a GPIO-HSMC card. The
FPGA board provides the ADC digital power supply, supplies the ADC clock signals, and acquires
and multiplexes the different ADC channels to the Agilent 16901 logic analyzer, which performs data
acquisition and spectral measurements using an 89601A digital vector signal analyzer/spectrum
analyzer. Baseline measurements of the RF/Analog portion of the receiver were made using the
89601A digital spectrum analyzer. Measurements involving large modulated blockers were made by
acquiring data streams from the FPGA which were then exported to the software digital back end
model for IMD cancellation.
7.4 Experimental Results
7.4.1 Baseline Receiver Tests
The non-monotonic nature of the LNTA nonlinearity is apparent in the results of the two-tone
measurement shown in Fig. 7.27. In this case, a large CW blocker at 92MHz LO frequency offset is
swept with a smaller blocker at 185MHz offset while the LO is set to run at 1.9GHz. As predicted in
Chapter 5, the magnitude of the IMD products remains roughly constant over the 0 to +12.5dBm
range. Also like the results presented in Chapter 5, the large-signal IMD products are about 40dB
less than what would be predicted if a slope-of-3 line were extended from the smaller-signal IMD
products. By extrapolating at each point of the input-referred error curve of Fig. 7.27, an effective
IIP3 metric can also be obtained, reaching a peak of +33.5dBm for a rail-to-rail blocker at the
input. At the same time, the receiver small-signal gain only drops by slightly less than 1dB for a
+12.5dBm CW blocker input. This out-of-band 1-dB desensitization point result is worse than that
predicted for an ideally loaded LNTA in Chapter 6 but is corroborated by simulations of the LNTA
loaded by both passive mixers. The performance summary of the baseline receiver is shown in Fig.
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Figure 7.27: Two-CW tone IIP3 test: measured input-referred error, effective IIP3, and out-of-band
desensitization of standalone RF/Analog die.
Measurement at fLO=1.9GHz Result 
RF/Analog Die Area (2.8mm)^2 
RF/Analog Die External Supply  1.5V 
RF/Analog Die Process 90nm CMOS 
Receiver Linear Path Voltage Gain 50.3dB 
Sim. DC Gain of Lin. Path Biquad 20.0dB 
Receiver Linear Path Noise Figure 10.7dB 
Peak Effective Two-Tone IIP3 
(Uncorrected) @1.81GHz/1.72GHz +33.5dBm 
Two-Tone IIP2 (Uncorrected) @ 
1.81GHz +64dBm 
Return Loss (S11) 1.6GHz-2.0GHz <-16dB 
1-dB Desensitization @1.81GHz +12.5dBm 
Linear Path Quiescent Current 14mA 
On-chip LO Generation Current 46.2mA 
Even/Odd Path Quiescent Current 3.5/14.3mA 
Total RF/Ana. Die Quies. Current 84.8mA 
Baseband Signal Meas. Bandwidth 0.01-1.92MHz
 
Figure 7.28: Measured baseline receiver performance metrics.
7.28. Notable measured results include the 50.3dB linear path voltage gain, 10.7dB noise figure and
+64dBm two-tone IIP2.
7.4.2 Modulated Blocker Receiver Tests
Fig. 3.23a shows the concept behind the modified two-tone test used to evaluate the proposed
receiver with IMD cancellation scheme. Using this methodology, the linearity performance of the
receiver was also tested under modulated blocking conditions by applying a large QPSK signal at a
modulation rate of 2MSPS along with a smaller CW blocker at LO offsets of 92MHz and 184MHz,
respectively. The use of a CW non-dominant blocker in this case is justified by the fact that the
use of CW blockers is commonly used in specification tests for communication standards such as
UMTS. Furthermore, the error due to the successive regeneration approximation for a modulated
nondominant blocker for the blocker powers considered would be below the receiver thermal noise
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floor, as predicted in Section 6.5. The measured cancellation performance for different levels of
applied correction is shown in Fig. 7.29. At the worst-case full-correction value in Fig. 7.29a, an
extrapolated IIP3 metric of +43.5dBm2 is obtained after de-embedding residual even-order products
and phase noise. The correction performance for peak blocking as a function of QPSK modulation
bandwidth is shown in Fig. 7.30a, while the convergence behavior of the adaptive algorithm is
shown in Fig. 7.30b. Note that convergence behavior shown in Fig. 7.30b is just the convergence
of the adaptive algorithm and not the settling behavior of the high-pass filters. The correction
performance for peak blocking as a function of QPSK modulation bandwidth for even-order IM
distortion is shown in Fig. 7.31. De-embedding the results of Fig. 7.31 from Fig. 7.30a yield an
extrapolated IIP3 metric of +44.4dBm for a QPSK blocker modulation rate of 0.8MHz when full
correction is applied. As these tests are designed to predict the sensitivity of the receiver in a modern
spread-spectrum communications system in which the magnitude of the desired signal at sensitivity
is below that of the error floor, the RX signal model is not applied during the determination of the
output-referred error. In order to input-refer the error, the modulated blocking tests were re-run in
the presence of -66dBm and -86dBm CW desired signal models in order to determine small-signal
gain changes of the system under the conditions for the top two curves in Figs. 7.29, 7.30a, and 7.31
and for the bottom curves representing modulated tests in Figs. 7.29, 7.30a, and 7.31, respectively.
7.4.3 Relation of Measured Modulated Blocker Receiver Tests to
Theoretical Achievable Cancellation Ratio
Predicting the achievable intermodulation distortion cancellation ratio CR in the absence of
other error using the results of Section 6.5 requires a minor computation involving the calculated
IER and the IM distortion power of the odd- and even-order terms, respectively (7.4).
2This value is corrected from [119]
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CR =
PIM,Even + PIM,Odd
PIM,Even
10IEREven(dB)/10
+
PIM,Odd
10IEROdd(dB)/10
(7.4)
Given that the original analysis presented in Section 6.4 neglected consideration of the signal
and noise bandwidth, a small modification is in order before directly applying it to the receiver
at hand. This original analysis computed the IER for the total IM distortion energy and for the
total residual error energy. However, some of this energy can be spread outside of the channel
bandwidth fCH by the receiver nonlinearity, especially in the case of the wide-swing LNTA which
effectively contains many high-order polynomial terms. This out-of-channel IMD energy is lumped
into a quantity termed a spreading factor (SF) that denotes the ratio of total IMD energy to the
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Figure 7.34: Measured in-channel INR of nonlinear paths, with and without spurious content at low
frequencies.
amount of IMD energy falling in-channel, depicted in Fig. 7.32a. In order to account for this in the
IER computation, the IMD error E[y2Odd] is divided by the spreading factor SF, which is computed
on an ad-hoc basis for each of the simulation/calculation scenarios of Section 6.5.
Similarly, it is assumed that the nondominant successive regeneration approximation error E[e2Odd,1]
is equally spread out of channel and must be divided by this quantity as well. The dominant suc-
cessive regeneration error in the “S1T2F1” case due to uncancelled higher-order IMD terms is in
general spread by a much higher factor. The SF in this case was determined in simulation and
also incorporated into the calculation. Although the nonlinear path noise is also spread, because
the bandwidth of the noise is greater than the reference IMD bandwidth in the nonlinear paths, a
roughly equal amount of out-of-channel noise is spread back into the channel as is spread out of it,
as depicted in Fig. 7.32b. Because of this, the noise error quantities of Section 6.5 E[e2Odd,2] and
E[e2Odd,3] need not be altered in the modified analysis. However, the a posteriori nonlinear path
INR computation is modified to only reflect the in-channel noise in order to provide continuity with
the original simulation and calculation results.
In order to better reflect the implemented receiver, the simulation in this case is modified to
include nonlinear path noise bandwidths of about 8MHz while sharp digital FIR filters with cutoff
frequencies of about 2MHz are applied to both the yOdd distortion signal and zOdd reference distortion
prior to MMSE computation of the weighting βn and distortion cancellation. The results of these
modifications for the case of a 2MSPS modulated QPSK dominant blocker and CW nondominant
blocker are seen in Figures 7.35, 7.36, 7.37 and in this case result in only small differences from the
plots shown in Section 6.5.
The measured in-channel INR of the two nonlinear paths for a 2MSPS QPSK dominant blocker
and CW nondominant blocker is shown in Fig. 7.34. The even-order IMD at dc is removed from
this calculation, as it is high-pass filtered out elsewhere in the DBE. The INR is reported for two
cases: one in which the noise integration extends to dc and one stopping at about 15kHz to exclude
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significant low-frequency spurious signal content. Although this signal content is high-pass filtered
in the IM3 reference basis element, its energy is spread in the other reference basis elements and is
not filtered out. Hence, the complete measured in-channel INR is the relevant quantity with which
to interpret the IER simulation and calculation results.
For the peak blocking scenario, it is seen that INREven ≈43dB while INROdd ≈ 45dB. In Fig.
7.35 this corresponds to an achievable IEROdd of 36dB and IEREven of 43dB. As seen in Fig.
7.29, the measured correction ratio is lower than either of these two quantities at 24dB. Part of
the discrepancy here relates to decreased cancellation of error due to memory effects as seen in Fig.
7.30. A correction ratio of 27dB is achieved for lower QPSK modulation rates, however, in this case
the spreading factor is unity and the results of Fig. 7.35 predict an odd-order IMD correction ratio
of 37dB. As can be seen in Fig. 7.31, the even-order distortion cancellation ratio is fundamentally
limited by the residual phase noise in the linear receiver path. After de-embedding the even-order
distortion from the total input-referred error plot at low modulation rates, the input-referred odd-
order error power is about -53dBm prior to cancellation and -80dBm afterwards for a cancellation
ratio of 27dB, which is still somewhat less than 37dB. A portion of this discrepancy is clearly due to
the cancellation limit set by the phase noise in the linear receiver path but the remainder requires
further examination and could be due to the lack of another key functional basis or due to interaction
between the adaptive filters processing the many different correlated odd-order basis elements.
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Chapter 8
Conclusion
In this dissertation, a novel class of mixed-signal system-level techniques was introduced to
mitigate the problem of corruptive intermodulation distortion in RF receivers introduced by large
out-of-band undesired signals. A first system cancelling only third-order intermodulation distortion
products was implemented and designed to the specifications of the Universal Mobile Telephone
Service (UMTS) as an initial proof-of-concept. This system was then extended to provide for the
cancellation of arbitrary intermodulation distortion products both in polynomial and functional
form.
Novel circuitry was introduced to enable the nonlinear feedforward intermodulation distortion
reference generation and large signal handling of the receiver. A multistage cubic term generator con-
cept was introduced that showed good dynamic range performance for a given power dissipation. By
high-pass filtering out low-frequency IM2 terms, the multistage cubic term generator both mitigated
compressive effects of unnecessary signals and minimized the analog postfiltering requirements of
the nonlinear reference receiver paths. Implications regarding the limitations of the interstage group
delay inherent in the multistage architecture were quantitatively analyzed and deemed to pose little
obstacle to the development of feedforward intermodulation distortion cancellation schemes capable
of large cancellation ratios.
A novel wide-swing low-noise transconductance amplifier was developed with a near-constant-
transconductance property that reduced the total magnitude of intermodulation distortion products
needed to be processed by the baseband portion of the receiver. Due to its common-gate nature, this
LNTA also presents a near-constant impedance to its source for optimal power matching. The LNTA
was shown to be well-represented by a cubic-Gaussian functional basis which could be implemented
in the proposed higher-order IMD cancellation scheme.
Techniques introduced in this dissertation take a strong step towards the possibility of imple-
menting RF receivers without any external passive components whatsoever. By mitigating the
pernicious effects of large signals rather than the signals themselves, circuit designers can develop
low-cost, low-area receiver solutions without concern for high-quality frequency-selective elements
at radio frequencies. Enabling these solutions can in turn enable new products, such as watch-sized
cellular radios that work for any wireless standard in the world, or wireless sensor network radios
both robust to out-of-band interference and small enough to fit on a fingertip.
To reach these exciting possibilities, however, more follow-up research is required. Although a
rail-to-rail input receiver was introduced, in many cases it is desired for the receiver input to with-
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stand even larger signals, as in the case of duplexerless FDD communications. Moving towards this
goal requires the development of planar-process-compatible filtering structures that trade isolation
for cost and die area. The rail-to-rail input receiver introduced achieved a high noise figure due
to the low transconductance achievable by a common-gate LNTA. Further research in the design
of higher-transconductance wide-swing and constant-transconductance LNTAs is desired to move
the baseline performance of such systems closer to the requirements of the cellular communications
marketplace. It was also shown that increasing the effective impedance looking up into the passive
mixer improves the noise of the rail-to-rail input receiver. Additional work is required in order to
determine how to maintain that high impedance while at the same time maintaining the capability
of sinking over 100mA of undesired signal current without causing compression or breakdown of the
receiver devices.
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Appendix A
Achievable IER In Presence of
Gain and Phase Mismatch for
Canonical LMS-Based Algorithms
In this appendix, the maximum available IERALT allowed by a canonical complex LMS equalizer
in the presence of arbitrary dc gain and phase mismatch on the main and alternate paths is derived.
Rotational mismatch between I and Q paths and the phase of the incident IM3 products at RF are
also factored into account. For the sake of simplicity, the main and alternate path baseband signals
are assumed to be time-aligned at the input of a one-tap equalizer. In reality, the two taps of the
implemented equalizer perform the delay adjustment to good approximation.
First, the RF gains of the two complex paths are lumped into effective baseband gains. Second,
the phase delay produced by the interstage circuitry in the alternate path IM3 term generator is
lumped into the alternate path LO rotational mismatch. These manipulations result in the equality
of the effective RF IM3 products at both the main and alternate path mixer switching pair inputs.
These products are given by (A.1), where xc(t) and xs(t) are assumed to be independent, zero mean,
unit variance random processes.
x(t) = xc(t) cosωt+ xs(t) sinωt (A.1)
The four effective LO signals are denoted by (A.2)-(A.3)
lMI(t) = cos (ωt+ φ
′
M + φ
′
R + φ
′
D); lMQ(t) = sin (ωt− φ′M + φ′R + φ′D) (A.2)
lAI(t) = cos (ωt+ φ
′
A − φ′R + φ′D); lAQ(t) = sin (ωt− φ′A − φ′R + φ′D) (A.3)
Here, φ′M denotes half of the I-Q phase mismatch in the main path, φ
′
A denotes half of the I-Q
phase mismatch in the alternate path, φ′R denotes half of the rotational mismatch between the main
and alternate paths, and φ′D denotes the phase difference between the incoming IM3 terms and the
nominal LO phase. In this case, the IM3 products appearing at baseband in each of the four paths
are given by (A.4)-(A.7) where MI , MQ, AI , and AQ denote the effective lumped dc gains of each
of the paths. The baseband sampling period is denoted as T and it is assumed that no information
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is lost in the sampling process.
mI [n] = MI cos (φ
′
M + φ
′
R + φ
′
D)xc(nT )−MI sin (φ′M + φ′R + φ′D)xs(nT )
= αcxc(nT )− αsxs(nT )
(A.4)
mQ[n] = −MQ sin (φ′M − φ′R − φ′D)xc(nT ) +MQ cos (φ′M − φ′R − φ′D)xs(nT )
= −βsxc(nT ) + βcxs(nT )
(A.5)
aI [n] = AI cos (φ
′
A − φ′R + φ′D)xc(nT )−AI sin (φ′A − φ′R + φ′D)xs(nT )
= γcxc(nT )− γsxs(nT )
(A.6)
aQ[n] = −AQ sin (φ′A + φ′R − φ′D)xc(nT ) +AQ cos (φ′A + φ′R − φ′D)xs(nT )
= −δsxc(nT ) + δcxs(nT )
(A.7)
The LMS algorithm attempts to minimize the total mean squared error at the output of the
equalizer. In the absence of thermal noise and as the convergence constant µ → 0 the equalizer is
successful. For a one-tap adaptive complex LMS adaptive equalizer, with complex tap w = wI+jwQ,
it can be shown that the remaining mean squared error is given by (A.8):
E2 = (αc−wIγc−wQδs)2+(−αs+wIγs+wQδc)2+(−βs+wIδs−wQγc)2+(βc−wIδc+wQγs)2 (A.8)
Minimizing this expression entails setting the complex tap gradient equal to zero.
∂E2
∂wI
= 2(γ2c+γ
2
s+δ
2
c+δ
2
s)wI−2(γcαc+γsαs+δcβc+δsβs)+2(γcδs+γsδc−γcδs−γsδc)wQ = 0 (A.9)
∂E2
∂wQ
= 2(γ2c+γ
2
s+δ
2
c+δ
2
s)wQ−2(δcαs+δsαc−γcβs−γsβc)+2(γcδs+γsδc−γcδs−γsδc)wI = 0 (A.10)
Solving these equations and performing a series of trigonometric identities yields:
wI =
MIAI +MQAQ
A2I +A
2
Q
cos (φ′A − φ′M ) cos (2φ′R) +
MIAI −MQAQ
A2I +A
2
Q
sin (φ′A − φ′M ) sin (2φ′R) (A.11)
wQ =
MIAQ +MQAI
A2I +A
2
Q
cos (φ′A + φ
′
M ) sin (2φ
′
R) +
MIAQ −MQAI
A2I +A
2
Q
sin (φ′A + φ
′
M ) cos (2φ
′
R) (A.12)
For the case in which all baseband gains are equal, the expression has a particularly pleasing
form.
wI = cos (φ
′
A − φ′M ) cos (2φ′R); wQ = cos (φ′A + φ′M ) sin(2φ′R) (A.13)
With these optimal tap weights realized, the orthogonality principle [134, pg. 439] can be utilized
to obtain the residual expected squared error in both channels.
E2 = α2c + α
2
s + β
2
c + β
2
s − (αcγc + αsγs + βcδc + βsδs)wI − (αcδs + αsδc − βcγs − βsγc)wQ (A.14)
Again for the case in which all baseband gains are equal, the resultant expression for the effective
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alternate path IER due to this effect alone is given by:
IERALT (dB) = −10 log10
[
1− cos2(φ′A − φ′M ) cos2(2φ′R)− cos2(φ′A + φ′M ) sin2(2φ′R)
]
(A.15)
For the case in which baseband dc gains are not equal, expansion of (A.14) yields (A.16).
IERALT (dB) =
− 10 log10
1−
(
(MIAI +MQAQ) cos (φ
′
A − φ′M ) cos (2φ′R)
+(MIAI −MQAQ) sin (φ′A − φ′M ) sin (2φ′R)
)2
(A2I +A
2
Q)(M
2
I +M
2
Q)
−
(
(MIAQ +MQAI) cos (φ
′
A + φ
′
M ) sin (2φ
′
R)
+(MIAQ −MQAI) sin (φ′A + φ′M ) cos (2φ′R)
)2
(A2I +A
2
Q)(M
2
I +M
2
Q)
 (A.16)
Substituting in for the actual phase error yields for (A.14) and (A.16) the following:
IERALT (dB) = −10 log10
[
1− cos2( 12 (φA − φM )) cos2(φR)− cos2( 12 (φA + φM )) sin2(φR)
]
(A.17)
IERALT (dB) =
− 10 log10
1−
(
(MIAI +MQAQ) cos (
1
2 (φA − φM )) cos (φR)
+(MIAI −MQAQ) sin ( 12 (φA − φM )) sin (φR)
)2
(A2I +A
2
Q)(M
2
I +M
2
Q)
−
(
(MIAQ +MQAI) cos (
1
2 (φA + φM )) sin (φR)
+(MIAQ −MQAI) sin ( 12 (φA + φM )) cos (φR)
)2
(A2I +A
2
Q)(M
2
I +M
2
Q)
 (A.18)
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Appendix B
Dc Offset Removal Using the LMS
Algorithm and its Equivalency to a
High Pass Filter
It has been mentioned in the literature that dc offset removal can be added to the LMS algo-
rithm by making the modification shown in Fig. B.1 [28] [72]. In this appendix, it is shown that
incorporating this structure is tantamount to adding a high-pass filter in series with the equalizer.
Hence, the convergence constant of the dc offset removal portion must be set such that the filter pole
frequency is low enough to not cut out a significant portion of the signal band, effectively placing a
lower bound on the convergence time of the entire equalizer.
First, it is noted that the dc offset removal portion alone exactly realizes a high-pass filter. This
approach was taken in analog form in [40] in order to provide high-pass filtering in the analog domain
for a UMTS baseband filter. The equivalence is depicted in Fig. B.2. It can be shown that the LTI
transfer function of the structure in Fig. B.2 is given by the expression in (B.1), which is that of a
discrete-time high pass filter.
E(z)
M(z)
=
1− z−1
1− (1− µHP )z−1 (B.1)
In order to evaluate the structure in Fig. B.1, it is assumed that m[n] = x[n] + a[n] where x[n]
and a[n] are nonzero mean independent random processes each with i.i.d. samples. The alternate
path input is also expanded as a[n] = b[n] + adc where b[n] is a zero-mean i.i.d. random process.
This implies that b[n] is independent of past values of e[n]. For the sake of convenience, it is assumed
that there is no path mismatch aside from the dc offset. The output of the equalizer is then given
by (B.2).
e[n] = x[n] + b[n] + adc −
[
n−1∑
k=−∞
µAP e[k]adc
]
[b[n] + adc]
−
[
n−1∑
k=−∞
µAP e[k]b[k]
]
[b[n] + adc]−
n−1∑
k=−∞
µHP e[k] (B.2)
Assuming that the tap update constants are set such that the adaptive equalizer converges, the
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Figure B.1: LMS with dc offset reference input.
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Figure B.2: Equivalence of LMS with dc offset removal to high pass filter.
following relation will hold:[
n−1∑
k=−∞
µAP e[k]b[k]
]
[b[n] + adc] = b[n] + adc + p[n];
[
n−1∑
k=−∞
µAP e[k]adc
]
b[n] = q[n] (B.3)
The quantities p[n] and q[n] are excess noise terms uncorrelated with x[n] due to the i.i.d.
assumption mentioned earlier. Hence, the expression for the output of the equalizer becomes:
e[n] = x[n]− p[n]− q[n]−
n−1∑
k=−∞
(µHP + µAPa
2
dc)e[k] (B.4)
It can be shown that the transfer function seen by the desired input signal x[n] is given by B.5.
E(z)
X(z)
=
1− z−1
1− (1− µHP − µAPa2dc)z−1
(B.5)
In this case the equalizer still functions as a high-pass filter with respect to the desired input
signal x[n], albeit with the additional problem that the cutoff frequency is no longer known a priori.
Assuming that µAPa
2
dc,MAX is much smaller than µHP , it is still true that µHP must be set so
that the filter cutoff frequency is less than 10 kHz with an associated step response of greater than
40-60µs.
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If the adaptive equalizer were to start up with the optimal alternate path equalizer tap value
wA,OPT [n], the system would still take 40-60 µs to converge due to the dc offset correction portion.
In an actual startup situation, the alternate path equalizer tap value varies as it converges, changing
the dc content of the equalizer output. This prevents the dc offset correction portion from settling
until after its original, minimal, settling time. Hence, the convergence time of such an equalizer will
have a lower bound set by the pole frequency of the dc offset correction portion.
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Appendix C
Abbreviations Used in Text
>> Right bit shift
ac Alternating current
ACPR Adjacent channel power ratio
ADC Analog-to-digital converter
ADI Analog Devices, Incorporated
ALT Alternate
ATC American Technical Ceramics
AWGN Additive white Gaussian noise
BER Bit error rate
BiCMOS A monolithic transistor technology incorporating both BJT and CMOS devices.
BJT Bipolar junction transistor
BPSK Binary phase-shift keying
BQ Biquadratic filter (Biquad)
CDMA Code-division multiple access
CG Common-gate
CHIC Caltech High-speed Integrated Circuits research group
CLK Clock
CMFB Common-mode feedback
CML Current-mode logic
CMOS Complementary metal-oxide-semiconductor
CR Correction ratio
CS Common-source
CW Continuous wave
DAC Digital-to-analog converter
DBE Digital back end
dc Direct current
DFF D-flip-flop
DFFE DFF with enable pin
DPCH Dedicated physical channel
DTFT Discrete-time Fourier transform
EN Enable
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ESD Electrostatic discharge
EVM Error vector magnitude
FBAR Film bulk acoustic resonator
FDD Frequency-domain-duplexed
FER Frame error rate
FIR Finite impulse response
FOM Figure of merit
FPGA Field programmable gate array
FR Frequency-reversed
gm Small-signal transconductance
GMSK Gaussian minimum-shift keying
GND Electrical voltage ground
GPIO-HSMC General-purpose input-output to high-speed mezzanine card
GSM Global System for Mobile Communications
HB Halfband
HD Harmonic distortion
HP Hewlett-Packard Development Company
HPF High-pass filter
I In-phase
IED Improvised explosive device
IEEE Institute of Electrical and Electronics Engineers
IER Intermodulation distortion-to-error ratio
i.i.d. Independent and identically distributed
IIP2 Second-order intermodulation distortion input-referred intercept point
IIP3 Third-order intermodulation distortion input-referred intercept point
IIR Infinite impulse response
IM Intermodulation
IM2 Second-order intermodulation distortion
IM3 Third-order intermodulation distortion
IMD Intermodulation distortion
INR Intermodulation distortion-to-noise ratio
IP Intellectual property
I-V Current-voltage
JPL Jet Propulsion Laboratory
kTB (Boltzmann’s constant)·(Temperature)·(Bandwidth)
LMS Least mean squares
LNA Low-noise amplifier
LNTA Low-noise transconductance amplifier
LO Local oscillator
LPF Low-pass filter
LTI Linear time-invariant
LUT Look-up table
MICS Mixed-mode Integrated Circuits and Systems group at Caltech.
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MMSE Minimum mean squared error
MOS Metal-oxide-semiconductor
MOSFET Metal-oxide-semiconductor field-effect transistor
MSPS Millions of samples per second
NAND Not-and
NF Noise figure
NLMS Normalized-least mean squares
NMOS N-channel MOSFET
O-QPSK Offset quadrature phase-shift keying
OTA Operational transconductance amplifier
PA Power amplifier
PCB Printed circuit board
PFD Phase / frequency detector
PIN P-type / Intrinsic / N-type
PLL Phase-locked loop
PMOS P-channel MOSFET
PNOISE Periodic noise analysis
PSD Power spectral density
PVT Process-voltage-temperature
Q Quadrature
QAM Quadrature amplitude modulation
QPNOISE Quasi-periodic noise analysis
QPSK Quadrature phase-shift keying
QPSS Quasi-periodic steady-state analysis
QVCO Quadrature VCO
RAKE A radio receiver designed to counter the effects of multipath fading.
RF Radio-frequency
RLC Resistor-inductor-capacitor
RMS Root mean squared
RRC Root-raised cosine
RSSI Received strength signal indicator
RST Reset
RX Receive
SAW Surface acoustic wave
SER Signal-to-error ratio
SF Spreading factor
SMA Subminiature version A
SNR Signal-to-noise ratio
TAP Filter tap
TC Transconductance
TIA Transimpedance amplifier
TX Transmit
UMC United Microelectronics Corporation
186
UMTS Universal Mobile Telecommunications System
VCM Common-mode voltage
VCO Voltage-controlled oscillator
VDD Electrical voltage supply
XMD Cross-modulation distortion
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